Parallel MPEG-2 Video Encoder

被引：0
|
作者：
Sachdeva, Ravin [1 ]
Saha, Kaushik [1 ]
机构：
[1] STMicroelect Pvt Ltd, Adv Syst Technol AST, Greater Noida, India
来源：
IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE 2011) | 2011年
关键词：
D O I：
10.1109/ICCE.2011.5722515
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper we present a unique approach towards parallelizing the Software MPEG-2 Video Encoder. The approach involves the division of encoding process spatially, between four similar processors with distributed memory system, in such a way that each frame of the input video sequence is divided into four separate sections, each individually processed by a processor. The results thus produced were compared with those of the Sequential Encoder for a number of different input bitstreams and a speedup in the range of 3 to 3.5 with four processors was successfully obtained.
引用
收藏
页码：159 / 160
页数：2
相关论文
共 50 条
  • [21] Three-layer cooperative architecture for MPEG-2 video encoder LSI
    Ikeda, M
    Kondo, T
    Nitta, K
    Suguri, K
    Yoshitome, T
    Minani, T
    Naganuma, J
    Ogura, T
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2000, E83C (02): : 170 - 178
  • [22] MPEG-2 video compression
    Tudor, PN
    [J]. ELECTRONICS & COMMUNICATION ENGINEERING JOURNAL, 1995, 7 (06): : 257 - 264
  • [23] I.McIC: A single-chip MPEG-2 video encoder for storage
    vanderWerf, A
    Bruls, F
    Kleihorst, RP
    Waterlander, E
    Verstraelen, MJW
    Friedrich, T
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (11) : 1817 - 1823
  • [24] A block processing unit in a single-chip MPEG-2 video encoder LSI
    Katayama, Y
    Kitsuki, T
    Ooi, Y
    [J]. SIPS 97 - 1997 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 1997, : 459 - 468
  • [25] A Block Processing Unit in a Single-Chip MPEG-2 Video Encoder LSI
    Yoichi Katayama
    Toshiaki Kitsuki
    Yasushi Ooi
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 1999, 22 : 59 - 64
  • [26] A block processing unit in a single-chip MPEG-2 video encoder LSI
    Katayama, Y
    Kitsuki, T
    Ooi, Y
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1999, 22 (01): : 59 - 64
  • [27] A 4:2:2P@ML MPEG-2 video encoder board using an enhanced MP@ML video encoder LSI
    Yoshitome, T
    Minami, T
    Ikeda, M
    Nitta, K
    Suguri, K
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1999, 45 (04) : 1130 - 1133
  • [28] MPEG-2 ENCODER SPORTS 4/2/2 FORMAT
    CHILD, J
    [J]. COMPUTER DESIGN, 1995, 34 (05): : 18 - 20
  • [29] Mosaics from MPEG-2 video
    Robertson, MA
    Heath, TS
    [J]. COMPUTATIONAL IMAGING, 2003, 5016 : 196 - 207
  • [30] Lossless authentication of MPEG-2 video
    Du, R
    Fridrich, J
    [J]. 2002 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL II, PROCEEDINGS, 2002, : 893 - 896
12345