The Layout Implementations of High-Speed Low-Power MCML Cells

被引：0
|
作者：
Ni Haiyan [1 ]
Hu Jianping [1 ]
机构：
[1] Ningbo Univ, Fac Informat Sci & Technol, Ningbo, Zhejiang, Peoples R China
来源：
2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC) | 2011年
关键词：
current-mode logic; near-threshold operation; low-power; high-speed applications; CURRENT SWITCH LOGIC; DESIGN;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
MOS Current-Mode Logic (MCML) is usually used for high-speed applications. In this paper, the design method of the low-power high-speed MOS MCML is addressed. The layout implementations of MCML basic gates are presented at a NCSU FreePDK 45nm technology. The post-layout simulations are carried out. For normal supply voltage, the MCML basic gates can save more energy and have better performance than the traditional CMOS counterparts at 1GHz or higher operation frequencies. Scaling down the supply voltage of MCML circuits is investigated. The results show that the power consumption of MCML circuits can be reduced by lowering the supply voltage with a little performance degrading.
引用
收藏
页码：2936 / 2939
页数：4
相关论文
共 50 条
  • [41] A Low-Power High-Speed Comparator for Precise Applications
    Khorami, Ata
    Sharifkhani, Mohammad
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (10) : 2038 - 2049
  • [42] High-Speed and Low-Power Logic for SAR ADC
    Xu, Daiguo
    Xu, Shiliu
    2017 17TH IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY (ICCT 2017), 2017, : 1166 - 1170
  • [43] AN IMPROVED TECHNOLOGY FOR HIGH-SPEED LOW-POWER IIL
    SMIT, E
    VRIJMOED, H
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1980, 127 (11) : C500 - C500
  • [44] Special section on low-power and high-speed chips
    Arakawa, Fumio
    Ikeda, Makoto
    Wada, Yasutaka
    Egawa, Ryusuke
    Sato, Yukinori
    Otani, Sugako
    Shibata, Yuichiro
    Shimamura, Kotaro
    Takizawa, Hiroyuki
    Kodama, Yuetsu
    Muroyama, Masanori
    Shimada, Hajime
    Sakamoto, Ryuichi
    Ito, Megumi
    IEICE Transactions on Electronics, 2020, E103.C (03) : 66 - 67
  • [45] Low-power, high-speed CMOS VLSI design
    Kuroda, T
    ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 310 - 315
  • [46] A high-speed low-power sun sensor with solar cells and continuous operation
    Gomez-Merchan, R.
    Lopez-Carmona, M.
    Lenero-Bardallo, J. A.
    Rodriguez-Vazquez, A.
    IEEE 51ST EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2021), 2021, : 147 - 150
  • [47] A high-speed low-power sun sensor with solar cells and continuous operation
    Gomez-Merchan, R.
    Lopez-Carmona, M.
    Lenero-Bardallo, J. A.
    Rodriguez-Vazquez, A.
    ESSCIRC 2021 - IEEE 47TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2021, : 147 - 150
  • [48] NEW HIGH-SPEED CMOS LOGIC - FASTER SPEED AND LOW-POWER
    CRAIG, S
    ELECTRONIC ENGINEERING, 1981, 53 (660): : 29 - &
  • [49] LOW-TEMPERATURE FET FOR LOW-POWER HIGH-SPEED LOGIC
    REES, H
    SANGHERA, GS
    WARRINER, RA
    ELECTRONICS LETTERS, 1977, 13 (06) : 156 - 158
  • [50] Low-voltage low-power topology for high-speed applications
    Foroudi, N
    Fulga, S
    Suppiah, P
    Peirce, JNM
    PROCEEDINGS OF THE 2001 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2001, : 135 - 138
12345