Performance Analysis of 1 bit Full Adder Using GDI Logic

被引：0

作者：

Mohan, Shoba ^{[1
]}

Rangaswamy, Nakkeeran ^{[1
]}

机构：

[1] Pondicherry Univ, Sch Engn & Technol, Dept Elect Engn, Pondicherry, India

来源：

2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES) | 2014年

关键词：

low power; adder; full swing; LOW-POWER; CMOS; DESIGN;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper focuses on the design of 1 bit full adder circuit using Gate Diffusion Input Logic. The proposed adder schematics are developed using DSCH2 CAD tool, and their layouts are generated with Microwind 3 VLSI CAD tool. A 1 bit adder circuits are analyzed using standard CMOS 120nm features with corresponding voltage of 1.2V. The Simulated results of the proposed adder is compared with those of Pass transistor, Transmission Function, and CMOS based adder circuits. The proposed adder dissipates low power and responds faster.

引用

页数：4

共 50 条

[1] Design and Performance Analysis of 1 bit Full Adder using GDI Technique in Nanometer Era
Shrivas, Jayram
Akashe, Shyam
Tiwari, Nitesh
PROCEEDINGS OF THE 2012 WORLD CONGRESS ON INFORMATION AND COMMUNICATION TECHNOLOGIES, 2012, : 822 - 825
[2] Design and Analysis of Half Adder and Full Adder Using GDI Logic
Nagaraj, S.
Prem, P. K. Anand
Srihari, D.
Gopi, K.
JOURNAL OF PHARMACEUTICAL NEGATIVE RESULTS, 2022, 13 : 802 - 814
[3] Qualitative Analysis of CMOS Logic Full Adder and GDI Logic Full Adder using 18 nm FinFET Technology
Bansal, Malti
Singh, Jasmeet
2019 3RD INTERNATIONAL CONFERENCE ON RECENT DEVELOPMENTS IN CONTROL, AUTOMATION & POWER ENGINEERING (RDCAPE), 2019, : 404 - 407
[4] New High Performance 1-Bit Full Adder Using Domino Logic
Verma, Shekhar
Kumar, Dhirendra
Marwah, Gaganpreet Kaur
2014 6TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS, 2014, : 961 - 965
[5] Performance Analysis of 1-Bit Full Adder using Different Design Techniques
Sreelatha, P.
Lakshmi, P. Koti
Rao, Rameshwar
2017 2ND IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2017, : 2262 - 2266
[6] Design & Performance Analysis of Low Power 1-bit Full Adder at 90 nm node using PTL Logic
Das, Shibam Swamp
Mishra, Ruby
Mohapatra, S. K.
PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON COMPUTING METHODOLOGIES AND COMMUNICATION (ICCMC 2018), 2018, : 636 - 639
[7] Performance Analysis for Full Adder with Zipper Logic
Kankane, Bhawna
Sharma, Sandeep
Rizvi, Navaid
2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 4192 - 4197
[8] Performance Analysis of 1 Bit Full Adder Circuits for 45 nm Technology
Shrivas, Vipin Kumar
Yadav, Ravi
Singh, Indra Vijay
JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2018, 13 (01) : 88 - 92
[9] Design of Ripple Carry Adder Using GDI Logic
Mohan, Shoba
Rangaswamy, Nakkeeran
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON SOFT COMPUTING SYSTEMS, ICSCS 2015, VOL 1, 2016, 397 : 529 - 535
[10] Experimental Demonstration of a 1-Bit Full Adder in Perpendicular Nanomagnetic Logic
Breitkreutz, Stephan
Kiermaier, Josef
Eichwald, Irina
Hildbrand, Christian
Csaba, Gyorgy
Schmitt-Landsiedel, Doris
Becherer, Markus
IEEE TRANSACTIONS ON MAGNETICS, 2013, 49 (07) : 4464 - 4467

← 1 2 3 4 5 →