共 50 条
- [21] Symmetrical And Asymmetrical Topology of Cascaded Multilevel Inverter With Reduced Number of Switches And DC Sources [J]. 2019 1ST IEEE INTERNATIONAL CONFERENCE ON SUSTAINABLE ENERGY TECHNOLOGIES AND SYSTEMS (IEEE-ICSETS 2019), 2019, : 230 - 235
- [22] New Cascaded Hybrid Multilevel Inverter with Low Number of Controlled Switches and Voltage Stress of Transistors [J]. 2020 11TH POWER ELECTRONICS, DRIVE SYSTEMS, AND TECHNOLOGIES CONFERENCE (PEDSTC), 2020,
- [24] A Multilevel Inverter Topology With Reduced Number of Switches [J]. 2016 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS ENGINEERING (ICISE), 2016, : 268 - 271
- [25] A New Hybrid Asymmetric Multilevel Inverter with Reduced Number Of Switches [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2016,
- [26] New symmetric cascaded multilevel inverter with reduced number of controlled devices and low Blocked Voltage by switches [J]. 2017 8TH POWER ELECTRONICS, DRIVE SYSTEMS & TECHNOLOGIES CONFERENCE (PEDSTC), 2017, : 502 - 506
- [28] New Topology of Cascaded Multilevel Inverter with Reduced Number of Switches Control Considering Lower Order Harmonics Elimination [J]. 2016 4TH INTERNATIONAL CONFERENCE ON CONTROL ENGINEERING & INFORMATION TECHNOLOGY (CEIT), 2016,
- [29] New Single Phase Multilevel Inverter Topology with Reduced Number of Switches [J]. 2016 3RD INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2016, : 139 - 144
- [30] A New Topology of Multilevel Inverter with Reduced Number of Switches and Increased Efficiency [J]. 2018 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2018,