共 50 条
- [21] Generating complete and optimal march tests for linked faults in memories [J]. 21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 254 - 261
- [22] March U: A test for unlinked memory faults [J]. IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1997, 144 (03): : 155 - 160
- [23] Automatic march tests generation for static and dynamic faults in SRAMs [J]. ETS 2005:10TH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 122 - 127
- [24] Automatic march tests generations for Static Linked Faults in SRAMs [J]. 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1258 - +
- [26] SOURCE LIST - STATIC RANDOM-ACCESS MEMORIES [J]. ELECTRONIC PRODUCTS MAGAZINE, 1988, 30 (16): : 40 - 41
- [27] Si/SiGe Tunnelling Static Random Access Memories [J]. SIGE, GE, AND RELATED COMPOUNDS 5: MATERIALS, PROCESSING, AND DEVICES, 2012, 50 (09): : 987 - 990
- [28] Random testing of multi-port static random access memories [J]. PROCEEDING OF THE 2002 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, 2002, : 101 - 106
- [30] SEU ground and flight data in static random access memories [J]. NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION B-BEAM INTERACTIONS WITH MATERIALS AND ATOMS, 2006, 245 (01): : 342 - 345