Dead-time effect and compensations of three level neutral point clamp inverters for high performance drive applications

被引:0
|
作者
Zhou, D [1 ]
Rouaud, D [1 ]
机构
[1] Reliance Elect Rockwell Automat, Euclid, OH 44117 USA
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Due to the use of high power devices and slow switching frequency in a three level neutral point clamp inverter. the dead-time effect may not be compensated sufficiently fast by using methods del eloped for two level inverter, In this paper the dead-time effect in a three level inverter with snubber circuits is analyzed to reveal that it does not only depend on load current direction but also on magnitude. The snubber network also plays an important role in determining the output phase voltage during the dead-time period. Software techniques are proposed to compensate the dead-time effect as soon as it occurs as demanded by the slow switching frequency, Experimental results show their effectiveness.
引用
收藏
页码:397 / 402
页数:6
相关论文
共 50 条
  • [31] A Switching Sequence Optimization Method (SSOM) to Eliminate the Dead-Time Unexpected Output Levels for Four-Level Nested Neutral Point Clamped Converter
    Xin, Ziyue
    Xiao, Fei
    Hu, Liangdeng
    [J]. IEEE TRANSACTIONS ON TRANSPORTATION ELECTRIFICATION, 2021, 7 (04) : 2085 - 2094
  • [32] Method to diagnose open-circuit faults in active power switches and clamp-diodes of three-level neutral-point clamped inverters
    Abadi, Mohsen Bandar
    Santos Mendes, Andre Manuel
    Angelo Cruz, Sergio Manuel
    [J]. IET ELECTRIC POWER APPLICATIONS, 2016, 10 (07) : 623 - 632
  • [33] Effects of SPWM dead-time on common-mode voltage in three-level high-voltage ASD system
    School of Electrical and Electronics Engineering, Huazhong University of Science and Technology, Wuhan 430074, China
    [J]. Gaodianya Jishu, 2007, 4 (157-162):
  • [34] Eliminating Common-Mode Voltage Spikes Caused by Dead-Time Effect in Three-Phase Inverters Through Symmetrical Rotation Reverse Carriers
    Huang, Jin
    Li, Kaicheng
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2021, 36 (05) : 6056 - 6067
  • [35] Safe operating area of high power three-level neutral point clamped voltage source inverters equipped with IGCTs
    Yuan, Liqiang
    Zhao, Zhengming
    He, Fanbo
    Eltawil, Mohd
    [J]. 2007 INTERNATIONAL CONFERENCE ON ELECTRICAL MACHINES AND SYSTEMS, VOLS 1-4, 2007, : 1008 - 1012
  • [36] Performance of a Synchronous Reluctance Motor Drive with a Fault-Tolerant Three-Level Neutral Point Clamped Inverter
    Matos, Diogo B.
    Estima, Jorge O.
    Marques Cardoso, Antonio J.
    [J]. 2016 XXII INTERNATIONAL CONFERENCE ON ELECTRICAL MACHINES (ICEM), 2016, : 1152 - 1159
  • [37] Passive Filter Design to Mitigate Dead-Time Effects in Three-Level T-type NPC Transformerless PV Inverters Modulated with Zero CMV PWM
    Jiang, Changpeng
    Quan, Zhongyi
    Li, Yunwei
    [J]. 2018 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2018, : 6275 - 6282
  • [38] Novel Model Predictive Control Method to Eliminate Common-mode Voltage for Three-level T-type Inverters Considering Dead-time Effects
    Wang, Xiaodong
    Zou, Jianxiao
    Dong, Zhenhua
    Xie, Chuan
    Li, Kai
    Guerrero, Josep M.
    [J]. JOURNAL OF POWER ELECTRONICS, 2018, 18 (05) : 1458 - 1469
  • [39] A Novel Direct Torque Control Strategy of Two-Level Voltage Source Inverters for Eliminating Common-Mode Voltage Spikes Caused by Dead-Time Effect
    Deng, Weitao
    Zhang, Xiuyun
    Xie, Wenwu
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2023, 38 (02) : 2275 - 2284
  • [40] A Reduced Common-Mode Voltage Control Scheme for Three-Level H10 Converter Considering Dead-Time Effect
    Long, Bo
    Chen, Zhihao
    Hu, Chengkun
    Rodriguez, Jose
    Guerrero, Josep M.
    Zang, Xian
    [J]. IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2024, 12 (01) : 695 - 706