Ferroelectric-Metal Field-Effect Transistor With Recessed Channel for 1T-DRAM Application

被引：5

作者：

Lee, Kitae ^{[1
,2
]}

Kim, Sihyun ^{[1
,2
]}

Lee, Jong-Ho ^{[1
,2
]}

Park, Byung-Gook ^{[1
,2
]}

Kwon, Daewoong ^{[3
]}

机构：

[1] Seoul Natl Univ, Dept Elect & Comp Engn, Seoul 08826, South Korea

[2] Seoul Natl Univ, Interuniv Semicond Res Ctr, Seoul 08826, South Korea

[3] Inha Univ, Dept Elect Engn, Incheon 22212, South Korea

来源：

IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY | 2022年 / 10卷

基金：

新加坡国家研究基金会;

关键词：

Ferroelectric-gate field-effect transistor (FeFET); Ferroelectric devices; one transistor dynamic random-access memory (1T-DRAM); endurance characteristics of FeFET; recess channel; MEMORY; MECHANISMS;

D O I：

10.1109/JEDS.2021.3127955

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The ferroelectric-metal field-effect transistor with recessed channel (RC-FeMFET) is proposed for one transistor dynamic random-access memory (1T-DRAM). Through technology computer-aided design (TCAD) simulations, the effects of inter-metal insertion on the FeFET with recessed channel (RC-FeFET) is identified. By evaluating electric field (e-field) across interlayer (IL) and memory window (MW), the improvements of program/erase cycling endurance and read current sensing margin (RSM) are verified in the RC-FeMFET. Moreover, considering program voltage (V-W) and polarization switching time (tau(p)), the guide line of the RC-FeMFET design is provided in terms of e-field across IL and MW for 1T-DRAM applications.

引用

页码：13 / 18

页数：6

共 50 条

[1] Ferroelectric-Gate Field-Effect Transistor Memory With Recessed Channel
Lee, Kitae
Bae, Jong-Ho
Kim, Sihyun
Lee, Jong-Ho
Park, Byung-Gook
Kwon, Daewoong
[J]. IEEE ELECTRON DEVICE LETTERS, 2020, 41 (08) : 1201 - 1204
[2] Recessed Channel Ferroelectric-Gate Field-Effect Transistor Memory With Ferroelectric Layer Between Dual Metal Gates
Kwak, Been
Lee, Kitae
Park, Noh-Hwal
Jeon, Seung Joon
Kim, Hyunwoo
Kwon, Daewoong
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (03) : 1054 - 1057
[3] Simulation of a Recessed Channel Ferroelectric-Gate Field-Effect Transistor with a Dual Ferroelectric Gate Stack for Memory Application
Chen, Simin
Ahn, Dae-Hwan
An, Seong Ui
Kim, Younghyun
[J]. 2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM, 2023,
[4] Recessed-channel reconfigurable field-effect transistor
Kim, S.
Kim, S. W.
[J]. ELECTRONICS LETTERS, 2016, 52 (19) : 1640 - U68
[5] A 1T-DRAM cell based on a tunnel field-effect transistor with highly-scalable pillar and surrounding gate structure
Hyungjin Kim
Byung-Gook Park
[J]. Journal of the Korean Physical Society, 2016, 69 : 323 - 327
[6] The Quantum Metal Ferroelectric Field-Effect Transistor
Frank, David J.
Solomon, Paul M.
Dubourdieu, Catherine
Frank, Martin M.
Narayanan, Vijay
Theis, Thomas N.
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (06) : 2145 - 2153
[7] A 1T-DRAM cell based on a tunnel field-effect transistor with highly-scalable pillar and surrounding gate structure
Kim, Hyungjin
Park, Byung-Gook
[J]. JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2016, 69 (03) : 323 - 327
[8] Electrical characteristics and model for recessed channel fin field-effect transistor
Kim, K.
Yoshida, M.
Kahng, J. -R.
Moon, J. -S.
Roh, Y.
[J]. ELECTRONICS LETTERS, 2010, 46 (16) : 1141 - 1142
[9] Design of Ferroelectric-Metal Field-Effect Transistor for Multi-Level-Cell 3D NAND Flash
Woo, Sola
Choe, Gihun
Khan, Asif Islam
Datta, Suman
Yu, Shimeng
[J]. 2023 IEEE INTERNATIONAL MEMORY WORKSHOP, IMW, 2023, : 57 - 60
[10] Sensitivity implications for programmable transistor based 1T-DRAM
Nirala, Rohit Kumar
Semwal, Sandeep
Bhuvaneshwari, Y. V.
Rai, Nivedita
Kranti, Abhinav
[J]. SOLID-STATE ELECTRONICS, 2022, 194

← 1 2 3 4 5 →