共 50 条
- [4] On-chip ΔI noise in the power distribution networks of high speed cmos integrated circuits [J]. 13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 53 - 57
- [6] Case Studies in On-Chip BIST for High-Frequency Circuits and Systems [J]. 53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 465 - 468
- [7] Replica Bias Scheme for Efficient Power Utilization in High-Frequency CMOS Digital Circuits [J]. 2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1002 - 1005
- [8] Digital controller for high-frequency rectifiers with power factor correction suitable for on-chip implementation [J]. 2007 POWER CONVERSION CONFERENCE - NAGOYA, VOLS 1-3, 2007, : 1483 - 1487
- [10] All-Digital PLL Frequency and Phase Noise Degradation Measurements Using Simple On-Chip Monitoring Circuits [J]. 2018 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2018,