On-Chip Power Noise Measurements of High-Frequency CMOS Digital Circuits

被引:0
|
作者
Matsuno, Tetsuro [1 ]
Nagata, Makoto [1 ]
机构
[1] Kobe Univ, Dept Comp Sci & Syst Engn, Nada Ku, Kobe, Hyogo 6578501, Japan
关键词
D O I
10.1109/SOCDC.2009.5423904
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
On-chip power and substrate noise measurements were performed on shift registers in a 90-nm CMOS technology, with operating frequencies ranging from 100 MHz up to 1.2 GHz. Combined on-chip digitization and off-chip timing generation achieves the effective measurement bandwidth as high as 1.3 GHz. It was experimentally observed that dynamic components of power noise decrease for the higher operating frequencies.
引用
收藏
页码:198 / 201
页数:4
相关论文
共 50 条
  • [1] Passive and Active Reduction Techniques for On-Chip High-Frequency Digital Power Supply Noise
    Bohannon, Eric
    Urban, Christopher
    Pude, Mark
    Nishi, Yoshinori
    Gopalan, Anand
    Mukund, P. R.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (01) : 157 - 161
  • [2] Emulation of high-frequency substrate noise generation in CMOS digital circuits
    Shimazaki, Shunsuke
    Taga, Shota
    Makita, Tetsuya
    Azuma, Naoya
    Miura, Noriyuki
    Nagata, Makoto
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2014, 53 (04)
  • [3] Co-simulation of On-Chip and On-Board AC Power Noise of CMOS Digital Circuits
    Yoshikawa, Kumpei
    Sasaki, Yuta
    Ichikawa, Kouji
    Saito, Yoshiyuki
    Nagata, Makoto
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2012, E95A (12) : 2284 - 2291
  • [4] On-chip ΔI noise in the power distribution networks of high speed cmos integrated circuits
    Tang, KT
    Friedman, EG
    [J]. 13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 53 - 57
  • [5] High-frequency characterization of on-chip digital interconnects
    Kleveland, B
    Qi, XN
    Madden, L
    Furusawa, T
    Dutton, RW
    Horowitz, MA
    Wong, SS
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (06) : 716 - 725
  • [6] Case Studies in On-Chip BIST for High-Frequency Circuits and Systems
    Soma, Mani
    Wang, Qi
    Ichiyama, K.
    Ishida, M.
    Yamaguchi, T. J.
    [J]. 53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 465 - 468
  • [7] Replica Bias Scheme for Efficient Power Utilization in High-Frequency CMOS Digital Circuits
    Kathiah, Saravanan
    Aniruddhan, Sankaran
    [J]. 2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1002 - 1005
  • [8] Digital controller for high-frequency rectifiers with power factor correction suitable for on-chip implementation
    Prodic, Aleksandar
    [J]. 2007 POWER CONVERSION CONFERENCE - NAGOYA, VOLS 1-3, 2007, : 1483 - 1487
  • [9] Demonstration and Comparison of On-Chip High-Frequency Test Methods for RSFQ Circuits
    Li, Songrui
    Chen, Liyun
    Ying, Liliang
    Ren, Jie
    Wang, Zhen
    [J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2023, 33 (05)
  • [10] All-Digital PLL Frequency and Phase Noise Degradation Measurements Using Simple On-Chip Monitoring Circuits
    Park, Gyusung
    Kim, Minsu
    Kim, Chris H.
    Kim, Bongjin
    Reddy, Vijay
    [J]. 2018 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2018,