Neural network implementation on a FPGA

被引:0
|
作者
Chen, YJ [1 ]
du Plessis, WP [1 ]
机构
[1] Univ Pretoria, ZA-0002 Pretoria, South Africa
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This work implemented a feed forward neural network on a FPGA (field programmable gate array). A study was conducted to find the minimum precision required to maintain a recognition rate of at least 95% for two characters within an optical character recognition application. To reduce the circuit size, the bit serial architecture was realised to perform the arithmetic operation. This resulted in an optimal use of the FPGA resources.
引用
收藏
页码:337 / 342
页数:6
相关论文
共 50 条
  • [1] A neural network FPGA implementation
    Coric, S
    Latinovic, I
    Pavasovic, A
    [J]. NEUREL 2000: PROCEEDINGS OF THE 5TH SEMINAR ON NEURAL NETWORK APPLICATIONS IN ELECTRICAL ENGINEERING, 2000, : 117 - 120
  • [2] Implementation of a Reconfigurable Neural Network in FPGA
    Oliveira, Janaina G. M.
    Moreno, Robson Luiz
    Dutra, Odilon de Oliveira
    Pimenta, Tales C.
    [J]. 2017 INTERNATIONAL CARIBBEAN CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICCDCS), 2017, : 41 - 44
  • [3] FPGA Implementation of Simplified Spiking Neural Network
    Gupta, Shikhar
    Vyas, Arpan
    Trivedi, Gaurav
    [J]. 2020 27TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2020,
  • [4] FPGA Implementation of an Evolving Spiking Neural Network
    Zuppicich, Alan
    Soltic, Snjezana
    [J]. ADVANCES IN NEURO-INFORMATION PROCESSING, PT I, 2009, 5506 : 1129 - 1136
  • [5] FPGA implementation of a neural network for character recognition
    Khan, Farrukh A.
    Uppal, Momin
    Song, Wang-Cheol
    Kang, Min-Jae
    Mirza, Anwar M.
    [J]. ADVANCES IN NEURAL NETWORKS - ISNN 2006, PT 3, PROCEEDINGS, 2006, 3973 : 1357 - 1365
  • [6] Pulse coupled neural network implementation in FPGA
    Waldemark, JTA
    Lindblad, T
    Lindsey, CS
    Waldemark, KE
    Oberg, J
    Millberg, M
    [J]. APPLICATIONS AND SCIENCE OF COMPUTATIONAL INTELLIGENCE, 1998, 3390 : 392 - 402
  • [7] Artificial Neural Network Implementation in FPGA: A Case Study
    Li, Shuai
    Choi, Ken
    Lee, Yunsik
    [J]. 2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 297 - 298
  • [8] FPGA Implementation of Neuron Block for Artificial Neural Network
    Li, ZhaoFang
    Huang, Yu-Jung
    Lin, Wei-Cheng
    [J]. 2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,
  • [9] Digital Recognition Based on Neural Network and FPGA Implementation
    Zhang, Chaoyue
    Wang, Yu
    Guo, Jinxu
    Zhang, Hao
    [J]. 2017 NINTH INTERNATIONAL CONFERENCE ON INTELLIGENT HUMAN-MACHINE SYSTEMS AND CYBERNETICS (IHMSC 2017), VOL 1, 2017, : 280 - 283
  • [10] FPGA implementation of a spiking neural network for pattern matching
    Caron, Louis-Charles
    Mailhot, Frederic
    Rouat, Jean
    [J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 649 - 652