FPGA Implementation of Neuron Block for Artificial Neural Network

被引：0

作者：

Li, ZhaoFang ^{[1
]}

Huang, Yu-Jung ^{[1
]}

Lin, Wei-Cheng ^{[2
]}

机构：

[1] I Shou Univ, Dept Elect Engn, Kaohsiung 84008, Taiwan

[2] E DA Hosp, Med Engn Dept, Kaohsiung 824, Taiwan

来源：

2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC) | 2017年

关键词：

Sigmoid activation function; CORDIC; FPGA;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents the FPGA implementation of neuron block units based on a sigmoid activation function for artificial neural networks (ANNs) applications. The Coordinate Rotation Digital Computer (CORDIC) algorithm has been employed for the approximation of sigmoid activation function. The proposed design was simulated using ModelSim XE II and synthesized using Altera's Quartus II with a Cyclone IV EP4CE115 FPGA device. The functionality of neuron block unit was successfully verified using the trained weight on MNIST dataset.

引用

页数：2

共 50 条

[1] Implementation of pulse coupled neural network neuron into FPGA device
Sevcik, Peter
[J]. IFAC WORKSHOP ON PROGRAMMABLE DEVICES AND EMBEDDED SYSTEMS (PDES 2009), PROCEEDINGS, 2009, : 55 - 58
[2] Artificial Neural Network Implementation in FPGA: A Case Study
Li, Shuai
Choi, Ken
Lee, Yunsik
[J]. 2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 297 - 298
[3] Flexible Modularized Artificial Neural Network Implementation on FPGA
Cosmas, Kiruki
Asami, Kenichi
[J]. 2018 5TH INTERNATIONAL CONFERENCE ON SOFT COMPUTING & MACHINE INTELLIGENCE (ISCMI), 2018, : 1 - 5
[4] An adjustable size FPGA implementation for an artificial neural network
Wolf, DF
Romero, RF
Marques, E
[J]. IC-AI'2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE, VOLS I-III, 2001, : 416 - 421
[5] CMOS implementation of neuron models for an artificial auditory neural network
Saeki, K
Sekine, Y
[J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (02) : 424 - 427
[6] An FPGA implementation of an Artificial Neural Network for prediction of cetane number
Alizadeh, G.
Frounchi, J.
Nia, M. Baradaran
Zarifi, M. H.
Asgarifar, S.
[J]. 2008 INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION ENGINEERING, VOLS 1-3, 2008, : 605 - +
[7] Digital Artificial Neural Network Implementation on a FPGA for Data Classification
Morales, C.
Flores, U.
Adam, M.
Diaz, M.
Caballero, J. A.
Criado, D.
Pavoni, S.
[J]. IEEE LATIN AMERICA TRANSACTIONS, 2015, 13 (10) : 3216 - 3220
[8] Simplified Discrete Two-Neuron Hopfield Neural Network and FPGA Implementation
Bao, Bocheng
Tang, Haigang
Bao, Han
Hua, Zhongyun
Xu, Quan
Chen, Mo
[J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2024,
[9] Implementation of an Artificial Neural Network on a FPGA SOM for solving labyrinth paths
Ivan, Callejas
Juan, Pineros
Juan, Rocha
Ferney, Hernandez
Fabio, Delgado
[J]. 2013 II INTERNATIONAL CONGRESS OF ENGINEERING MECHATRONICS AND AUTOMATION (CIIMA), 2013,
[10] A Single Layer Architecture to FPGA Implementation of BP Artificial Neural Network
Liu Shoushan
Chen Yan
Xu Wenshang
Zhang Tongjun
[J]. 2010 2ND INTERNATIONAL ASIA CONFERENCE ON INFORMATICS IN CONTROL, AUTOMATION AND ROBOTICS (CAR 2010), VOL 2, 2010, : 258 - 264

← 1 2 3 4 5 →