A Single Layer Architecture to FPGA Implementation of BP Artificial Neural Network

被引：1
|
作者：
Liu Shoushan [1 ]
Chen Yan [1 ]
Xu Wenshang [1 ]
Zhang Tongjun [1 ]
机构：
[1] Shandong Univ Sci & Technol, Coll Informat & Elect Engn, Qingdao, Peoples R China
来源：
2010 2ND INTERNATIONAL ASIA CONFERENCE ON INFORMATICS IN CONTROL, AUTOMATION AND ROBOTICS (CAR 2010), VOL 2 | 2010年
关键词：
neural network; architecture; hardware implementation; FPGA;
D O I：
10.1109/CAR.2010.5456553
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Based on discussions of the hardware implementations of artificial neural network (ANN), the single layer architecture to FPGA of the back propagation artificial neural network (BP ANN) is proposed. To construct the single layer architecture, the computing blocks of BP ANN are presented. The construction of the single layer architecture is described. According the experiments of the implementation in FPGA and the defects classification in ultrasonic non destruction detection of carbon fibre reinforced plastic (CFRP), the single layer architecture of BP ANN performs well and can serve the applications.
引用
收藏
页码：258 / 264
页数：7
相关论文
共 50 条
  • [1] Artificial neural network implementation on a single FPGA of a pipelined on-line backpropagation
    Gadea, R
    Cerdá, J
    Ballester, F
    Mocholí, A
    [J]. 13TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, PROCEEDINGS, 2000, : 225 - 230
  • [2] Artificial Neural Network Implementation in FPGA: A Case Study
    Li, Shuai
    Choi, Ken
    Lee, Yunsik
    [J]. 2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 297 - 298
  • [3] FPGA Implementation of Neuron Block for Artificial Neural Network
    Li, ZhaoFang
    Huang, Yu-Jung
    Lin, Wei-Cheng
    [J]. 2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,
  • [4] Flexible Modularized Artificial Neural Network Implementation on FPGA
    Cosmas, Kiruki
    Asami, Kenichi
    [J]. 2018 5TH INTERNATIONAL CONFERENCE ON SOFT COMPUTING & MACHINE INTELLIGENCE (ISCMI), 2018, : 1 - 5
  • [5] An adjustable size FPGA implementation for an artificial neural network
    Wolf, DF
    Romero, RF
    Marques, E
    [J]. IC-AI'2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE, VOLS I-III, 2001, : 416 - 421
  • [6] Auditory perception architecture with spiking neural network and implementation on FPGA
    Deng, Bin
    Fan, Yanrong
    Wang, Jiang
    Yang, Shuangming
    [J]. NEURAL NETWORKS, 2023, 165 : 31 - 42
  • [7] An FPGA implementation of an Artificial Neural Network for prediction of cetane number
    Alizadeh, G.
    Frounchi, J.
    Nia, M. Baradaran
    Zarifi, M. H.
    Asgarifar, S.
    [J]. 2008 INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION ENGINEERING, VOLS 1-3, 2008, : 605 - +
  • [8] Digital Artificial Neural Network Implementation on a FPGA for Data Classification
    Morales, C.
    Flores, U.
    Adam, M.
    Diaz, M.
    Caballero, J. A.
    Criado, D.
    Pavoni, S.
    [J]. IEEE LATIN AMERICA TRANSACTIONS, 2015, 13 (10) : 3216 - 3220
  • [9] Artificial neural network engine: Parallel and parameterized architecture implemented in FPGA
    Carvalho, MB
    Amaral, AM
    Ramos, LED
    Martins, CAPD
    Ekel, P
    [J]. PATTERN RECOGNITION AND MACHINE INTELLIGENCE, PROCEEDINGS, 2005, 3776 : 294 - 299
  • [10] The implementation of partial least squares with artificial neural network architecture
    Hsiao, TC
    Lin, CW
    Zeng, MT
    Chiang, HHK
    [J]. PROCEEDINGS OF THE 20TH ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY, VOL 20, PTS 1-6: BIOMEDICAL ENGINEERING TOWARDS THE YEAR 2000 AND BEYOND, 1998, 20 : 1341 - 1343
12345