FPGA Implementation of Neuron Block for Artificial Neural Network

被引：0
|
作者：
Li, ZhaoFang [1 ]
Huang, Yu-Jung [1 ]
Lin, Wei-Cheng [2 ]
机构：
[1] I Shou Univ, Dept Elect Engn, Kaohsiung 84008, Taiwan
[2] E DA Hosp, Med Engn Dept, Kaohsiung 824, Taiwan
来源：
2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC) | 2017年
关键词：
Sigmoid activation function; CORDIC; FPGA;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents the FPGA implementation of neuron block units based on a sigmoid activation function for artificial neural networks (ANNs) applications. The Coordinate Rotation Digital Computer (CORDIC) algorithm has been employed for the approximation of sigmoid activation function. The proposed design was simulated using ModelSim XE II and synthesized using Altera's Quartus II with a Cyclone IV EP4CE115 FPGA device. The functionality of neuron block unit was successfully verified using the trained weight on MNIST dataset.
引用
收藏
页数：2
相关论文
共 50 条
  • [31] FPGA Implementation of an Evolving Spiking Neural Network
    Zuppicich, Alan
    Soltic, Snjezana
    [J]. ADVANCES IN NEURO-INFORMATION PROCESSING, PT I, 2009, 5506 : 1129 - 1136
  • [32] Pulse coupled neural network implementation in FPGA
    Waldemark, JTA
    Lindblad, T
    Lindsey, CS
    Waldemark, KE
    Oberg, J
    Millberg, M
    [J]. APPLICATIONS AND SCIENCE OF COMPUTATIONAL INTELLIGENCE, 1998, 3390 : 392 - 402
  • [33] FPGA implementation of a neural network for character recognition
    Khan, Farrukh A.
    Uppal, Momin
    Song, Wang-Cheol
    Kang, Min-Jae
    Mirza, Anwar M.
    [J]. ADVANCES IN NEURAL NETWORKS - ISNN 2006, PT 3, PROCEEDINGS, 2006, 3973 : 1357 - 1365
  • [34] Efficient Hardware Implementation of Artificial Neural Networks on FPGA
    Khalil, Kasem
    Mohaidat, Tamador
    Darwich, Mahmoud
    Kumar, Ashok
    Bayoumi, Magdy
    [J]. 2024 IEEE 6TH INTERNATIONAL CONFERENCE ON AI CIRCUITS AND SYSTEMS, AICAS 2024, 2024, : 233 - 237
  • [35] FPGA Implementation of a Multilayer Artificial Neural Network using System-on-Chip Design Methodology
    Biradar, Ravikant G.
    Chatterjee, Abhishek
    Mishra, Prabhakar
    George, Koshy
    [J]. 2015 INTERNATIONAL CONFERENCE ON COGNITIVE COMPUTING AND INFORMATION PROCESSING (CCIP), 2015,
  • [36] FPGA Implementation of a Bearing Fault Classification System Based on an Envelope Analysis and Artificial Neural Network
    Toumi, Yassine
    Bengherbia, Billel
    Lachenani, Sidahmed
    Zmirli, Mohamed Ould
    [J]. ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2022, 47 (11) : 13955 - 13977
  • [37] Artificial Neural Network Model Design and Topology Analysis for FPGA Implementation of Lorenz Chaotic Generator
    Zhang, Lei
    [J]. 2017 IEEE 30TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2017,
  • [38] FPGA Implementation of a Bearing Fault Classification System Based on an Envelope Analysis and Artificial Neural Network
    Yassine Toumi
    Billel Bengherbia
    Sidahmed Lachenani
    Mohamed Ould Zmirli
    [J]. Arabian Journal for Science and Engineering, 2022, 47 : 13955 - 13977
  • [39] A Threshold Neuron Pruning for a Binarized Deep Neural Network on an FPGA
    Fujii, Tomoya
    Sato, Shimpei
    Nakahara, Hiroki
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2018, E101D (02): : 376 - 386
  • [40] An Artificial Neural Network based on Izhikevich Neuron Model
    Taherkhani, Katayoon
    Shoorehdeli, Mahdi Aliyari
    [J]. 2017 25TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2017, : 807 - 811
12345