43 Gb/s decision circuits in InP DHBT technology

被引：4
|
作者：
Krishnamurthy, K [1 ]
Chow, J
Mensa, D
Pullela, R
机构：
[1] Gtran Inc, Newbury Pk, CA 91320 USA
[2] Northrop Grumman, Redondo Beach, CA 90278 USA
[3] Skyworks Inc, Irvine, CA 92612 USA
来源：
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS | 2004年 / 14卷 / 01期
关键词：
flip-flops; frequency divider; HBT; high-speed integrated circuits; InP; retimer;
D O I：
10.1109/LMWC.2003.821504
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Packaged master-slave D-flip-flops designed in InP DHBT technology with 150 GHz f(t) and 180 GHz f(max) are presented. Measurement results using a 43.2 Gb/s nonreturn to zero (NRZ), pseudo random binary sequence (PRBS) data (generated from 4 channels of 10.8 Gb/s, 2(31) - 1, PRBS data) and a 43.2 GHz clock, show a clock phase margin of 190degrees. 2:1 Static frequency dividers designed using the D-flip-flops have been tested up to 50 GHz and show normal operation. These circuits are key building blocks in numerous front-end circuits used for 40 Gb/s optical communication systems.
引用
收藏
页码：28 / 30
页数：3
相关论文
共 50 条
  • [31] InP DHBT Integrated Circuits for High Speed and Low Power Applications
    Konczykowska, A.
    Dupuy, J-Y
    Jorge, F.
    Riet, M.
    Nodjiadjim, V
    [J]. 2018 22ND INTERNATIONAL MICROWAVE AND RADAR CONFERENCE (MIKON 2018), 2018, : 89 - +
  • [32] InP DHBT TIA-DMUX Integrated Circuit for 100-Gb/s Optical Communication Systems
    Dupuy, J. -Y.
    Konczykowska, A.
    Jorge, F.
    Riet, M.
    Berdaguer, P.
    Nodjiadjim, V.
    Godin, J.
    Ouslimani, A.
    [J]. 2013 EUROPEAN MICROWAVE CONFERENCE (EUMC), 2013, : 1539 - 1542
  • [33] 40 GHz MMIC power amplifier in InP DHBT technology
    Wei, Y
    Sundararajan, K
    Urteaga, M
    Griffith, Z
    Scott, D
    Paidi, V
    Parthasarathy, N
    Rodwell, M
    [J]. IEEE LESTER EASTMAN CONFERENCE ON HIGH PERFORMANCE DEVICES, PROCEEDINGS, 2002, : 352 - 357
  • [34] A 17 GHz direct digital synthesizer in a InP DHBT technology
    Yi Zhang
    Xiaopeng Li
    Youtao Zhang
    Min Zhang
    Yufeng Guo
    Hao Gao
    [J]. Sādhanā, 2021, 46
  • [35] InP DHBT TIA-DMUX Integrated Circuit for 100-Gb/s Optical Communication Systems
    Dupuy, J. -Y.
    Konczykowska, A.
    Jorge, F.
    Riet, M.
    Berdaguer, P.
    Nodjiadjim, V.
    Godin, J.
    Ouslimani, A.
    [J]. 2013 8TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2013, : 568 - 571
  • [36] A 32.2-GHz Full Adder in InP DHBT Technology
    Zhang, Yi
    Li, Xiaopeng
    Zhang, Youtao
    Zhang, Ying
    Guo, Yufeng
    Liu, Zhonghua
    Gao, Hao
    [J]. 2019 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT2019), 2019,
  • [37] A 17 GHz direct digital synthesizer in a InP DHBT technology
    Zhang, Yi
    Li, Xiaopeng
    Zhang, Youtao
    Zhang, Min
    Guo, Yufeng
    Gao, Hao
    [J]. SADHANA-ACADEMY PROCEEDINGS IN ENGINEERING SCIENCES, 2021, 46 (03):
  • [38] A 43-Gb/s clock and data recovery OEIC integrating an InP-InGaAsHPT oscillator with an HBT decision circuit
    Kamitsuna, H
    Ishii, K
    Shibata, T
    Kurishima, K
    Ida, M
    [J]. IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 2004, 10 (04) : 673 - 678
  • [39] InP DHBT technology and design for 40 Gbit/s full-rate-clock communication
    Godin, J
    Riet, M
    Blayac, S
    Berdaguer, P
    Dhalluin, V
    Alexandre, F
    Kahn, M
    Pinquier, A
    Kasbari, A
    Moulu, J
    Konczykowska, A
    [J]. GAAS IC SYMPOSIUM - 24TH ANNUAL, TECHNICAL DIGEST 2002, 2002, : 215 - 218
  • [40] A 43-Gb/s full-rate-clock 4:1 multiplexer in InP-based HEMT technology
    Nakasha, Y
    Suzuki, T
    Kano, H
    Tsukashima, K
    Ohya, A
    Sawada, K
    Makiyama, K
    Takahashi, T
    Nishi, M
    Hirose, T
    Takikawa, M
    Watanabe, Y
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (12) : 1703 - 1709
12345