Efficient GHA-Based Hardware Architecture for Texture Classification

被引:0
|
作者
Lin, Shiow-Jyu [1 ]
Hung, Yi-Tsan [1 ]
Hwang, Wen-Jyi [1 ]
机构
[1] Natl Taiwan Normal Univ, Dept Comp Sci & Informat Engn, Taipei 116, Taiwan
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents a novel hardware architecture based on generalized Hebbian algorithm (GHA) for texture classification. In the architecture, the weight vector updating process is separated into a number of stages for lowering area costs and increasing computational speed. Both the weight vector updating process and principle component computation process can also operate concurrently to further enhance the throughput. The proposed architecture has been embedded in a system-on-programmable-chip (SOPC) platform for physical performance measurement. Experimental results show that the proposed architecture is an efficient design for attaining both high speed performance and low area costs.
引用
收藏
页码:203 / 212
页数:10
相关论文
共 50 条
  • [31] An Efficient Hillclimbing-based Watershed Algorithm and its Prototype Hardware Architecture
    C. Rambabu
    I. Chakrabarti
    Journal of Signal Processing Systems, 2008, 52 : 281 - 295
  • [32] Area-power efficient lighting unit architecture based on hardware sharing
    Rios, M. A.
    Hong, S. H.
    ELECTRONICS LETTERS, 2012, 48 (12) : 681 - 682
  • [33] Efficient Parallel Hardware Architecture for Lifting-Based Discrete Wavelet Transform
    Hao, Yanling
    Liu, Ying
    Wang, Renlong
    2008 CHINESE CONTROL AND DECISION CONFERENCE, VOLS 1-11, 2008, : 706 - 710
  • [34] An Efficient Selection-Based kNN Architecture for Smart Embedded Hardware Accelerators
    Younes H.
    Ibrahim A.
    Rizk M.
    Valle M.
    IEEE Open Journal of Circuits and Systems, 2021, 2 : 534 - 545
  • [35] Towards an Efficient Hardware Architecture for Odd-even Based Merge Sorter
    Elsayed, Elsayed A.
    Kise, Kenji
    2019 IEEE 13TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2019), 2019, : 249 - 256
  • [36] Efficient Hardware Implementation of CORDIC-Based Symbol Detector for GSM MIMO Systems: Algorithm and Hardware Architecture
    Lu, Hoang-Yang
    Yen, Mao-Hsu
    Chang, Che-Wei
    Cheng, Chung-Wei
    Hsu, Tzu-Ching
    Lin, Yu-Chi
    IEEE ACCESS, 2022, 10 : 114232 - 114241
  • [37] Power-Efficient Analog Hardware Architecture of the Learning Vector Quantization Algorithm for Brain Tumor Classification
    Alimisis, Vassilis
    Serlis, Emmanouil Anastasios
    Papathanasiou, Andreas
    Eleftheriou, Nikolaos P.
    Sotiriadis, Paul P.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 32 (11) : 1969 - 1982
  • [38] An Embedded Hardware-Efficient Architecture for Real-Time Cascade Support Vector Machine Classification
    Kyrkou, Christos
    Theocharides, Theocharis
    Bouganis, Christos-Savvas
    2013 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (IC-SAMOS), 2013, : 129 - 136
  • [39] FPGA-Based Parallel Hardware Architecture for Real-Time Image Classification
    Qasaimeh, Murad
    Sagahyroon, Assim
    Shanableh, Tamer
    IEEE TRANSACTIONS ON COMPUTATIONAL IMAGING, 2015, 1 (01) : 56 - 70
  • [40] FPGA hardware architecture of correlation-based MRI images classification using XSG
    Hamdaoui, Faycal
    Sakly, Anis
    Mtibaa, Abdellatif
    INTERNATIONAL JOURNAL OF COMPUTER APPLICATIONS IN TECHNOLOGY, 2015, 52 (01) : 77 - 85