FPGA hardware architecture of correlation-based MRI images classification using XSG

被引:1
|
作者
Hamdaoui, Faycal [1 ]
Sakly, Anis [2 ]
Mtibaa, Abdellatif [3 ]
机构
[1] Univ Monastir, Fac Sci Monastir, Lab EuE, Monastir, Tunisia
[2] Univ Monastir, Natl Engn Sch Monastir ENIM, Elect Dept, Ind Syst Study & Renewable Energy ESIER, Monastir, Tunisia
[3] Univ Monastir, Fac Sci Monastir, Natl Engn Sch Monastir ENIM, Elect Dept,Lab EuE, Monastir, Tunisia
关键词
MRI classification; image correlation; FPGA-based hardware implementation; XSG; Xilinx system generator; MatLab;
D O I
10.1504/IJCAT.2015.071422
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Medical imaging classification is one of the areas where using algorithm-based hardware architecture improves performance, in terms of time processing. It gives better and clearer results than when using software implementation. Today, advantages of field-rogrammable gate array (FPGA), including reusability, filed reprogramability, simpler design cycle, fast marketing and a combination of the main advantages of ASICs and DSPs make them powerful and very attractive devices for rapid prototyping of all images processing applications. In this paper, we use Xilinx system generator (XSG) environment to develop a hardware classification-based correlation algorithm from a system level approach. This architecture may be of great influence on the final choice to prove if the MRI image is with lesions brain or normal. Results are illustrated on a simple example for brain magnetic resonance imaging (MRI) images classification. Two sets are used: a set of normal MR images and another set with MR lesion brain images.
引用
收藏
页码:77 / 85
页数:9
相关论文
共 50 条
  • [1] Hardware implementation of Gabor filter for MRI using XSG
    Ladgham, Anis
    Sakly, Anis
    Mtibaa, Abdellatif
    INTERNATIONAL JOURNAL OF SIGNAL AND IMAGING SYSTEMS ENGINEERING, 2016, 9 (4-5) : 262 - 267
  • [2] Hardware Architecture : Correlation-based Approach for Road Sign Detection
    Bougharriou, Sana
    Hamdaoui, Faycal
    Mtibaa, Abdellatif
    2016 2ND INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR SIGNAL AND IMAGE PROCESSING (ATSIP), 2016, : 247 - 251
  • [3] FPGA-based architecture for hardware compression/decompression of wide format images
    Akil, M.
    Perroton, L.
    Grandpierre, T.
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2006, 1 (02) : 163 - 170
  • [4] FPGA Design of correlation-based pattern recognition
    Jridi, Maher
    Alfalou, Ayman
    PATTERN RECOGNITION AND TRACKING XXVIII, 2017, 10203
  • [5] FPGA-based architecture for hardware compression/decompression of wide format images
    M. Akil
    L. Perroton
    T. Grandpierre
    Journal of Real-Time Image Processing, 2006, 1 : 163 - 170
  • [6] Correlation-based watermarking for halftone images
    Fu, MS
    Oscar, CA
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 21 - 24
  • [7] Memory Optimization for FPGA Implementation of Correlation-Based Beamforming
    Avelar, Helder
    Ferreira, Joao Canas
    2024 IEEE 22ND MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, MELECON 2024, 2024, : 196 - 201
  • [8] Hardware implementation of parallel SOARS using FPGA based multiprocessor architecture
    Tanuma, Hideki
    Deguchi, Hiroshi
    Shimizu, Tetsuo
    AGENT-BASED APPROACHES IN ECONOMIC AND SOCIAL COMPLEX SYSTEMS IV, 2007, 3 : 199 - +
  • [9] FPGA-Based Parallel Hardware Architecture for Real-Time Image Classification
    Qasaimeh, Murad
    Sagahyroon, Assim
    Shanableh, Tamer
    IEEE TRANSACTIONS ON COMPUTATIONAL IMAGING, 2015, 1 (01) : 56 - 70
  • [10] Correlation-based Gene Selection and Classification Using Taguchi-BPSO
    Chuang, L. -Y.
    Yang, C. -S.
    Wu, K. -C.
    Yang, C. -H.
    METHODS OF INFORMATION IN MEDICINE, 2010, 49 (03) : 254 - 268