FPGA hardware architecture of correlation-based MRI images classification using XSG

被引:1
|
作者
Hamdaoui, Faycal [1 ]
Sakly, Anis [2 ]
Mtibaa, Abdellatif [3 ]
机构
[1] Univ Monastir, Fac Sci Monastir, Lab EuE, Monastir, Tunisia
[2] Univ Monastir, Natl Engn Sch Monastir ENIM, Elect Dept, Ind Syst Study & Renewable Energy ESIER, Monastir, Tunisia
[3] Univ Monastir, Fac Sci Monastir, Natl Engn Sch Monastir ENIM, Elect Dept,Lab EuE, Monastir, Tunisia
关键词
MRI classification; image correlation; FPGA-based hardware implementation; XSG; Xilinx system generator; MatLab;
D O I
10.1504/IJCAT.2015.071422
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Medical imaging classification is one of the areas where using algorithm-based hardware architecture improves performance, in terms of time processing. It gives better and clearer results than when using software implementation. Today, advantages of field-rogrammable gate array (FPGA), including reusability, filed reprogramability, simpler design cycle, fast marketing and a combination of the main advantages of ASICs and DSPs make them powerful and very attractive devices for rapid prototyping of all images processing applications. In this paper, we use Xilinx system generator (XSG) environment to develop a hardware classification-based correlation algorithm from a system level approach. This architecture may be of great influence on the final choice to prove if the MRI image is with lesions brain or normal. Results are illustrated on a simple example for brain magnetic resonance imaging (MRI) images classification. Two sets are used: a set of normal MR images and another set with MR lesion brain images.
引用
收藏
页码:77 / 85
页数:9
相关论文
共 50 条
  • [41] Hardware Implementation of LU Decomposition Using Dataflow Architecture on FPGA
    Eljammaly, Mahmoud
    Hanafy, Yasser
    Wahdan, Abdelmoniem
    Bayoumi, Amr
    2013 5TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY (CSIT), 2013, : 298 - 302
  • [42] Implementation of Pipelined Hardware Architecture for AES Algorithm using FPGA
    Kumar, J. Senthil
    Mahalakshmi, C.
    2014 INTERNATIONAL CONFERENCE ON COMMUNICATION AND NETWORK TECHNOLOGIES (ICCNT), 2014, : 260 - 264
  • [43] SPEAKER ACCENT CLASSIFICATION SYSTEM USING FUZZY CANONICAL CORRELATION-BASED GAUSSIAN CLASSIFIER
    Ullah, Sameeh
    Karray, Fakhri
    ICSPC: 2007 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATIONS, VOLS 1-3, PROCEEDINGS, 2007, : 792 - 795
  • [44] Analysis and improvement of correlation-based watermarking methods for digital images
    Miyazaki, A
    Okamoto, A
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 213 - 216
  • [45] A Highly Parallel FPGA-based Evolvable Hardware Architecture
    Cancare, Fabio
    Castagna, Marco
    Renesto, Matteo
    Sciuto, Donatella
    PARALLEL COMPUTING: FROM MULTICORES AND GPU'S TO PETASCALE, 2010, 19 : 608 - 615
  • [46] An FPGA-Based Autofocusing Hardware Architecture for Digital Holography
    Chen, Huan-Yuan
    Hwang, Wen-Jyi
    Cheng, Chau-Jern
    Lai, Xin-Ji
    IEEE TRANSACTIONS ON COMPUTATIONAL IMAGING, 2019, 5 (02) : 287 - 300
  • [47] Hardware Architecture Design Of Face Recognition System Based On FPGA
    Mondol, Raktim Kumar
    Khan, Md. Imran
    Hye, A. K. Mahbubul
    Hassan, Asif
    2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
  • [48] FPGA-Based Parallel Hardware Architecture For SIFT Algorithm
    Peng, J. Q.
    Liu, Y. H.
    Lyu, C. Y.
    Li, Y. H.
    Zhou, W. G.
    Fan, K.
    2016 IEEE INTERNATIONAL CONFERENCE ON REAL-TIME COMPUTING AND ROBOTICS (IEEE RCAR), 2016, : 277 - 282
  • [49] Multiple Brain Tumor Classification with Dense CNN Architecture Using Brain MRI Images
    Ozkaraca, Osman
    Bagriacik, Okan Ihsan
    Guruler, Huseyin
    Khan, Faheem
    Hussain, Jamil
    Khan, Jawad
    Umm e Laila
    LIFE-BASEL, 2023, 13 (02):
  • [50] Segmentatation based feature extraction of MRI images using Wavelet and implementation on FPGA
    Chandra, Binay
    Sharma, Manish
    2016 INTERNATIONAL CONFERENCE ON AUTOMATIC CONTROL AND DYNAMIC OPTIMIZATION TECHNIQUES (ICACDOT), 2016, : 135 - 141