Efficient GHA-Based Hardware Architecture for Texture Classification

被引:0
|
作者
Lin, Shiow-Jyu [1 ]
Hung, Yi-Tsan [1 ]
Hwang, Wen-Jyi [1 ]
机构
[1] Natl Taiwan Normal Univ, Dept Comp Sci & Informat Engn, Taipei 116, Taiwan
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents a novel hardware architecture based on generalized Hebbian algorithm (GHA) for texture classification. In the architecture, the weight vector updating process is separated into a number of stages for lowering area costs and increasing computational speed. Both the weight vector updating process and principle component computation process can also operate concurrently to further enhance the throughput. The proposed architecture has been embedded in a system-on-programmable-chip (SOPC) platform for physical performance measurement. Experimental results show that the proposed architecture is an efficient design for attaining both high speed performance and low area costs.
引用
收藏
页码:203 / 212
页数:10
相关论文
共 50 条
  • [11] Hardware-efficient architecture design for zerotree coding in MPEG-4 still texture coder
    Lian, CJ
    Yang, ZL
    Chang, HC
    Chen, LG
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (02) : 472 - 479
  • [12] An Efficient Wavelet based Approach for Texture Classification with Feature Analysis
    Zaid, Shaikhji M.
    Jadhav, Jagadish R.
    Deore, P. J.
    PROCEEDINGS OF THE 2013 3RD IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE (IACC), 2013, : 1149 - 1153
  • [13] Efficient Hardware Architecture for Template Matching-Based Spike Sorting
    Valencia, Daniel
    Alimohammad, Amirhossein
    IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2019, 13 (03) : 481 - 492
  • [14] An Efficient FPGA-Based Parallel Phase Unwrapping Hardware Architecture
    Chen, Huan-Yuan
    Hsu, Shu-Hao
    Hwang, Wen-Jyi
    Cheng, Chau-Jern
    IEEE TRANSACTIONS ON COMPUTATIONAL IMAGING, 2017, 3 (04): : 996 - 1007
  • [15] Hardware support for efficient data classification
    Botwicz, Jakub
    Buciak, Piotr
    EUROCON 2007: THE INTERNATIONAL CONFERENCE ON COMPUTER AS A TOOL, VOLS 1-6, 2007, : 2282 - 2287
  • [16] Hardware Architecture for Packet Classification with Prefix Coloring
    Pus, Viktor
    Kajan, Michal
    Korenek, Jan
    2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 231 - 236
  • [17] InvArch: A Hardware Efficient Architecture for Matrix Inversion
    Cheema, Umer I.
    Nash, Gregory
    Ansari, Rashid
    Khokhar, Ashfaq A.
    2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2015, : 180 - 187
  • [18] Design of Hardware Efficient Approximate DCT Architecture
    Vishwajeet, S. B.
    Solanki, Vaibhavi
    Darji, A. D.
    2023 36TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2023 22ND INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, VLSID, 2023, : 145 - 150
  • [19] An Efficient Hardware Architecture from C Program with Memory Access to Hardware
    Yamawaki, Akira
    Serikawa, Seiichi
    Iwane, Masahiko
    COMPUTATIONAL SCIENCE AND ITS APPLICATIONS - ICCSA 2010, PT 2, PROCEEDINGS, 2010, 6017 : 488 - +
  • [20] Efficient Hardware Architecture for Embedded Radionuclide Identification
    Farias, Marcos Santana
    Nedjah, Nadia
    Mourelle, Luiza de Macedo
    2013 IEEE 4TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2013,