Hardware support for efficient data classification

被引：0

作者：

Botwicz, Jakub ^{[1
]}

Buciak, Piotr ^{[1
]}

机构：

[1] Warsaw Univ Technol, PL-00661 Warsaw, Poland

来源：

EUROCON 2007: THE INTERNATIONAL CONFERENCE ON COMPUTER AS A TOOL, VOLS 1-6 | 2007年

关键词：

reconfigurable architectures; data classification; data security; computer viruses;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This document describes a group of data classification problems and presents novel architecture of hardware support for data processing using hardware-software co-synthesis. The presented exemplar solution is a content-based file classifier that uses less then 1% of resources of chips currently available at the market and can provide throughput of over 2 Gbps.

引用

页码：2282 / 2287

页数：6

共 50 条

[1] An efficient hardware support for control data validation
Park, Yong-Joon
Zhang, Zhao
Lee, Gyungho
2007 IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, 2007, : 409 - +
[2] Efficient Classification of Application Characteristics by using Hardware Performance Counters with Data Mining
Choi, Jieun
Park, Geunchul
Nam, Dukyun
2018 IEEE 3RD INTERNATIONAL WORKSHOPS ON FOUNDATIONS AND APPLICATIONS OF SELF* SYSTEMS (FAS*W), 2018, : 24 - 29
[3] An Evaluation of Hardware-Efficient Quantum Neural Networks for Image Data Classification
Nguyen, Tuyen
Paik, Incheon
Watanobe, Yutaka
Thang, Truong Cong
ELECTRONICS, 2022, 11 (03)
[4] An algorithm to cluster data for efficient classification of support vector machines
Li, Der-Chiang
Fang, Yao-Hwei
EXPERT SYSTEMS WITH APPLICATIONS, 2008, 34 (03) : 2013 - 2018
[5] Embedded Hardware-Efficient Real-Time Classification With Cascade Support Vector Machines
Kyrkou, Christos
Bouganis, Christos-Savvas
Theocharides, Theocharis
Polycarpou, Marios M.
IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS, 2016, 27 (01) : 99 - 112
[6] Traffic classification for portable applications with hardware support
Zejdl, Petr
Ubik, Sven
Macek, Vladimir
Oslebo, Arne
PROCEEDINGS OF THE SIXTH INTERNATIONAL WORKSHOP ON INTELLIGENT SOLUTIONS IN EMBEDDED SYSTEMS, 2008, : 245 - 253
[7] Energy efficient packet classification hardware accelerator
Kennedy, Alan
Wang, Xiaojun
Liu, Bin
2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 815 - +
[8] HARDWARE SUPPORT FOR EFFICIENT EXECUTION OF ADA TASKING
ARDO, A
PROCEEDINGS OF THE TWENTY-FIRST, ANNUAL HAWAII INTERNATIONAL CONFERENCE ON SYSTEM SCIENCES, VOLS 1-4: ARCHITECTURE TRACK, SOFTWARE TRACK, DECISION SUPPORT AND KNOWLEDGE BASED SYSTEMS TRACK, APPLICATIONS TRACK, 1988, : 194 - 202
[9] HARDWARE SUPPORT FOR EFFICIENT TESTING OF EMBEDDED SOFTWARE
Reinbacher, Thomas
Steininger, Andreas
Mueller, Tobias
Horauer, Martin
Brauer, Joerg
Kowalewski, Stefan
PROCEEDINGS OF THE ASME INTERNATIONAL DESIGN ENGINEERING TECHNICAL CONFERENCES AND COMPUTERS AND INFORMATION IN ENGINEERING CONFERENCE, 2011, VOL 3, PTS A AND B, 2012, : 3 - 12
[10] An Embedded Hardware-Efficient Architecture for Real-Time Cascade Support Vector Machine Classification
Kyrkou, Christos
Theocharides, Theocharis
Bouganis, Christos-Savvas
2013 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (IC-SAMOS), 2013, : 129 - 136

← 1 2 3 4 5 →