Efficient GHA-Based Hardware Architecture for Texture Classification

被引:0
|
作者
Lin, Shiow-Jyu [1 ]
Hung, Yi-Tsan [1 ]
Hwang, Wen-Jyi [1 ]
机构
[1] Natl Taiwan Normal Univ, Dept Comp Sci & Informat Engn, Taipei 116, Taiwan
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents a novel hardware architecture based on generalized Hebbian algorithm (GHA) for texture classification. In the architecture, the weight vector updating process is separated into a number of stages for lowering area costs and increasing computational speed. Both the weight vector updating process and principle component computation process can also operate concurrently to further enhance the throughput. The proposed architecture has been embedded in a system-on-programmable-chip (SOPC) platform for physical performance measurement. Experimental results show that the proposed architecture is an efficient design for attaining both high speed performance and low area costs.
引用
收藏
页码:203 / 212
页数:10
相关论文
共 50 条
  • [1] Efficient hardware architecture based on generalized Hebbian algorithm for texture classification
    Lin, Shiow-Jyu
    Hung, Yi-Tsan
    Hwang, Wen-Jyi
    NEUROCOMPUTING, 2011, 74 (17) : 3248 - 3256
  • [2] A new hardware architecture of high-performance real-time texture classification system based on FPGA
    Zhang, Yanjun
    Guo, Xin
    Guo, Hongchen
    Zhang, Yichen
    JOURNAL OF SUPERCOMPUTING, 2025, 81 (01):
  • [3] An efficient hardware architecture of CAVLC encoder based on stream processing
    Orlandic, Milica
    Svarstad, Kjetil
    MICROELECTRONICS JOURNAL, 2017, 67 : 43 - 49
  • [4] EFFICIENT HARDWARE ARCHITECTURE FOR PARTICLE FILTER BASED OBJECT TRACKING
    Abd El-Halym, Howida A.
    Mahmoud, Imbaby I.
    Habib, S. E. -D.
    2010 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, 2010, : 4497 - 4500
  • [5] An Efficient Hardware Architecture for Block Based Image Processing Algorithms
    Kryjak, Tomasz
    Gorgon, Marek
    Komorkiewicz, Mateusz
    APPLIED RECONFIGURABLE COMPUTING, ARC 2016, 2016, : 54 - 65
  • [6] An Efficient Embryonic Hardware Architecture based on Network-on-Chip
    Khalil, Kasem
    Eldash, Omar
    Dey, Bappaditya
    Kumar, Ashok
    Bayoumi, Magdy
    2021 IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2021, : 449 - 452
  • [7] Efficient Hardware Architecture of Convolutional Neural Network for ECG Classification in Wearable Healthcare Device
    Lu, Jiahao
    Liu, Dongsheng
    Liu, Zilong
    Cheng, Xuan
    Wei, Lai
    Zhang, Cong
    Zou, Xuecheng
    Liu, Bo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (07) : 2976 - 2985
  • [8] Hardware-based packet classification made fast and efficient
    Wang, PC
    Lee, CL
    Chan, CT
    Chang, HY
    11TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS WORKSHOPS, VOL II, PROCEEDINGS,, 2005, : 47 - 51
  • [9] Hardware efficient architecture for compressed imaging
    Luo, Jun
    Huang, Qijun
    Chang, Sheng
    Wang, Hao
    IEICE ELECTRONICS EXPRESS, 2014, 11 (14):
  • [10] Efficient Hardware Architecture for Sparse Coding
    Kim, Jung Kuk
    Knag, Phil
    Chen, Thomas
    Zhang, Zhengya
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2014, 62 (16) : 4173 - 4186