共 50 条
- [2] A new hardware architecture of high-performance real-time texture classification system based on FPGA JOURNAL OF SUPERCOMPUTING, 2025, 81 (01):
- [3] An efficient hardware architecture of CAVLC encoder based on stream processing MICROELECTRONICS JOURNAL, 2017, 67 : 43 - 49
- [4] EFFICIENT HARDWARE ARCHITECTURE FOR PARTICLE FILTER BASED OBJECT TRACKING 2010 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, 2010, : 4497 - 4500
- [5] An Efficient Hardware Architecture for Block Based Image Processing Algorithms APPLIED RECONFIGURABLE COMPUTING, ARC 2016, 2016, : 54 - 65
- [6] An Efficient Embryonic Hardware Architecture based on Network-on-Chip 2021 IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2021, : 449 - 452
- [8] Hardware-based packet classification made fast and efficient 11TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS WORKSHOPS, VOL II, PROCEEDINGS,, 2005, : 47 - 51
- [9] Hardware efficient architecture for compressed imaging IEICE ELECTRONICS EXPRESS, 2014, 11 (14):