A 32-bit carry lookahead adder using dual-path all-N logic

被引：18

作者：

Yang, G ^{[1
]}

Jung, SO

Baek, KH

Kim, SH

Kim, S

Kang, SM

机构：

[1] Nvidia Corp, Santa Clara, CA 95050 USA

[2] Qualcomm Inc, San Diego, CA 92121 USA

[3] Rockwell Sci, Thousand Oaks, CA 91360 USA

[4] Korea Univ, Seoul 136701, South Korea

[5] Univ Calif Santa Cruz, Santa Cruz, CA 95064 USA

来源：

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2005年 / 13卷 / 08期

关键词：

CMOs; dynamic-logic circuit; high performance; low-power design;

D O I：

10.1109/TVLSI.2005.853605

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We have developed dual path all-N logic (DPANL) and applied it to 32-bit adder design for higher performance. The speed is significantly enhanced due to reduced capacitance at each evaluation node of dynamic circuits. The power saving is achieved due to reduced adder cell size and minimal race problem. Post-layout simulation results show that this adder can operate at frequencies up to 1.85 GHz for 0.35-mu m 1P4M CMOS technology and is 32.4% faster than the adder using all-N transistor (ANT). It also consumes 29.2% less power than the ANT adder. A 0.35-mu m CMOS chip has been fabricated and tested to verify the functionality and performance of the DPANL adder on silicon.

引用

页码：992 / 996

页数：5

共 50 条

[21] VHDL Implementation of Self-Timed 32-Bit Floating Point Multiplier with Carry Look Ahead Adder
Beohar, Salty
Nemade, Sandip
[J]. PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2016, : 772 - 775
[22] Evaluation of 32-Bit Carry-Look-Ahead Adder Circuit with Hybrid Tunneling FET and FinFET Devices
Wu, Tse-Ching
Chen, Chien-Ju
Chen, Yin-Nien
Hu, Vita Pi-Ho
Su, Pin
Chuang, Ching-Te
[J]. 2015 INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2015,
[23] High-Performance 32-Bit Parallel Hybrid Adder Design Using RNS and Hybrid PTL/CMOS Logic
Khairnar, Avadhoot
Chauhan, Bhavuk
Sharma, Geetanjali
Joshi, Amit M.
[J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2022, 31 (11)
[24] Design of Power, Area and Delay Optimized Direct Digital Synthesizer Using Modified 32-Bit Square Root Carry Select Adder
Ganna, Raju
Saxena, Shanky
Patel, Govind Singh
[J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2022, 31 (17)
[25] An Efficient 32-bit Ladner Fischer Adder derived using Han-Carlson
Kavitha, A.
Gowda, Chetan H.
[J]. 2021 IEEE INTERNATIONAL CONFERENCE ON MOBILE NETWORKS AND WIRELESS COMMUNICATIONS (ICMNWC), 2021,
[26] Implementation of 32-Bit Arithmetic Logic Unit on Xilinx using VHDL
Subramanya, Nayak G.
[J]. PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON COMPUTING METHODOLOGIES AND COMMUNICATION (ICCMC 2018), 2018, : 525 - 529
[27] Compact 32-bit CMOS adder in multiple-output DCVS logic for self-timed circuits
Ruiz, GA
Manzano, MA
[J]. IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2000, 147 (03): : 183 - 188
[28] Design and analysis of all-optical carry lookahead adder using microring resonator in Z-domain
Kundu, Sumanta
Hossain, Manjur
Mandal, Sanjoy
[J]. OPTICAL ENGINEERING, 2024, 63 (01)
[29] Design of Low Power 8-Bit Carry Select Adder Using Adiabatic Logic
Premananda, B. S.
Chandana, M. K.
Lakshmi, Shree K. P.
Keerthi, A. M.
[J]. 2017 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), 2017, : 1764 - 1768
[30] Ultra-low power 32-bit pipelined adder using subthreshold source-coupled logic with 5 fJ/stage PDP
Tajalli, Armin
Brauer, Elizabeth J.
Leblebici, Yusuf
[J]. MICROELECTRONICS JOURNAL, 2009, 40 (06) : 973 - 978

← 1 2 3 4 5 →