A 62-6601GHz phase-locked loop in 0.13um CMOS technology

被引：1
|
作者：
Tsai, Kun-Hung [1 ]
Liu, Shen-Iuan [1 ]
机构：
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Dept Elect Engn, Taipei 10617, Taiwan
来源：
2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM | 2008年
关键词：
phase-locked loop; frequency dividers; clock generator; CMOS;
D O I：
10.1109/VDAT.2008.4542425
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a 62-66.1GHz phase-locked loop (PLL) in 0.13um CMOS process. By employing a modified wide-range injection-locked frequency divider, the proposed PLL demonstrates the output frequency from 62 to 66.1GHz which allowing wideband application in unlicensed 60GHz radio. As the PLL operates at 66.09GHz, the measured phase noise at 1MHz offset is -74.5dBc/Hz. The proposed circuit consumes a power of 89mW from a 1.5V supply voltage.
引用
收藏
页码：113 / +
页数：2
相关论文
共 50 条
  • [1] Design of A 26GHz Phase-Locked Frequency Synthesizer in 0.13um CMOS
    Chen Yueyang
    Zhong Shun'an
    Dang Hua
    [J]. 2009 WRI INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND MOBILE COMPUTING: CMC 2009, VOL 2, 2009, : 541 - 544
  • [2] A 50-GHz phase-locked loop in 0.13-μm CMOS
    Cao, Changhua
    Ding, Yanping
    Kenneth, K. O.
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (08) : 1649 - 1656
  • [3] Design of a 6∼15GHz Folded Mixer in 0.13um CMOS Technology
    Lin Shengmeng
    Zhuang Xiaobo
    [J]. PROCEEDINGS OF 2014 3RD ASIA-PACIFIC CONFERENCE ON ANTENNAS AND PROPAGATION (APCAP 2014), 2014, : 1324 - 1326
  • [4] A 70GHz VCO with 8GHz Tuning Range in 0.13um CMOS Technology
    Liu, Zongru
    Skafidas, Efstratios
    Evans, Rob
    [J]. 2008 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2008, : 302 - 305
  • [5] A low spur,low jitter 10-GHz phase-locked loop in 0.13-μm CMOS technology
    梅年松
    孙瑜
    陆波
    潘姚华
    黄煜梅
    洪志良
    [J]. Journal of Semiconductors, 2011, 32 (03) : 100 - 104
  • [6] A low spur, low jitter 10-GHz phase-locked loop in 0.13-mu m CMOS technology
    Mei Niansong
    Sun Yu
    Lu Bo
    Pan Yaohua
    Huang Yumei
    Hong Zhiliang
    [J]. JOURNAL OF SEMICONDUCTORS, 2011, 32 (03)
  • [7] A 4224 MHz low jitter phase-locked loop in 0.13-μm CMOS technology
    陈虎
    陆波
    邵轲
    夏玲琍
    黄煜梅
    洪志良
    [J]. Journal of Semiconductors, 2010, (01) : 46 - 50
  • [8] A 75-GHz phase-locked loop in 90-nm CMOS technology
    Lee, Jri
    Liu, Mingchung
    Wang, Huaide
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (06) : 1414 - 1426
  • [9] An 18.7mW 10-GHz Phase-Locked Loop Circuit in 0.13-μm CMOS
    Tseng, I-Wei
    Wu, Jen-Ming
    [J]. 2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 227 - 230
  • [10] A 4224 MHz low jitter phase-locked loop in 0.13-mu m CMOS technology
    Chen Hu
    Lu Bo
    Shao Ke
    Xia Lingli
    Huang Yumei
    Hong Zhiliang
    [J]. JOURNAL OF SEMICONDUCTORS, 2010, 31 (01)
12345