A Design of Charge Pump Phase Locked Loop for DAC

被引：0
|
作者：
Deng, Honghui [1 ]
Zhang, Wei [1 ]
Bai, Jielei [2 ]
机构：
[1] Hefei Univ Technol, Inst VLSI Design, Hefei, Peoples R China
[2] Luoyang CITIC HIC Automat Engn CO LTD, Luoyang, Peoples R China
来源：
2013 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID) | 2013年
关键词：
PFD; CP; LFP; VCO; CPPLL;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Low jitter charge pump phase locked loop (CPPLL) is designed for 12 bit digital to analog converter (DAC) in this paper. It's reference frequency is from 3M to 100M. The design uses the model of SMIC 0.13um mixed-signal process, its power supply is 1.2V, the simulating tools are cadence's Spectre and Hspice. This paper mainly includes circuit design of Phase Frequency Detector (PFD), Charge Pump (CP), Low-Pass Filter (LPF) and Voltage Control Oscillator (VCO). The simulation result is proved that the CPPLL satisfies the design request. Its locking time is greater than 5us, and smaller than 23us. When the reference clock is 100MHz, VCO frequency is 400MHz, its jitter time (root-mean-square) is 4.314ps.
引用
收藏
页数：5
相关论文
共 50 条
  • [41] Fast automatic sizing of a charge pump phase-locked loop based on behavioral models
    Zou, J
    Mueller, D
    Graeb, H
    Schlichtmann, G
    Hennig, E
    Sommer, R
    BMAS 2005: PROCEEDINGS OF THE 2005 IEEE INTERNATIONAL BEHAVIORAL MODELING AND SIMULATION WORKSHOP, 2005, : 100 - 105
  • [42] A SET Harden Phase-Locked Loop with Perturbation Compensated Charge Pump & Interleaved VCO
    Wei, Yuanfeng
    Yang, Haigang
    Li, Tianwen
    Chen, Zhujia
    2018 18TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2018, : 154 - 157
  • [43] A 1.3V-1.8V Configurable Phase Locked Loop With An Adaptive Charge Pump
    Tapse, Soumya
    Jandhyala, Srivatsava
    PROCEEDINGS OF 2016 IEEE INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING, VLSI, ELECTRICAL CIRCUITS AND ROBOTICS (DISCOVER), 2016, : 138 - 140
  • [44] A Wide Range and High Swing Charge Pump for Phase Locked Loop in Phasor Measurement Unit
    Estebsari, Motahhareh
    Estebsari, Abouzar
    2019 IEEE INTERNATIONAL CONFERENCE ON ENVIRONMENT AND ELECTRICAL ENGINEERING AND 2019 IEEE INDUSTRIAL AND COMMERCIAL POWER SYSTEMS EUROPE (EEEIC / I&CPS EUROPE), 2019,
  • [45] Integrated Charge-Pump Phase-Locked Loop with SC-Loop Filter for Capacitive Microsensor Readout
    Speeti, Timo
    Aaltonen, Lasse
    Halonen, Kari
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1373 - 1376
  • [46] The design of a differential CMOS charge pump for high performance phase-locked loops
    Terlemez, B
    Uyemura, JP
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4, PROCEEDINGS, 2004, : 561 - 564
  • [47] Behavioral modeling of charge pump phase locked loops
    Acco, P
    Kennedy, MP
    Mira, C
    Morley, B
    Frigyik, B
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 375 - 378
  • [48] PHASE-LOCKED OSCILLATOR CHARGE PUMP.
    Anon
    IBM technical disclosure bulletin, 1986, 29 (02): : 553 - 555
  • [49] Low-jitter fast-locked 10.9−12.0 GHz charge-pump phase-locked loop
    Zhan, Yongzheng
    Li, Rengang
    Li, Tuo
    Zou, Xiaofeng
    Zhou, Yulong
    Hu, Qingsheng
    Li, Lianming
    Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science), 2024, 58 (11): : 2290 - 2298
  • [50] Behavioral modeling of charge pump phase locked loops
    Acco, Pascal
    Kennedy, Michael Peter
    Mira, Christian
    Morley, Brian
    Frigyik, Bela
    Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 1
12345