A Design of Charge Pump Phase Locked Loop for DAC

被引：0
|
作者：
Deng, Honghui [1 ]
Zhang, Wei [1 ]
Bai, Jielei [2 ]
机构：
[1] Hefei Univ Technol, Inst VLSI Design, Hefei, Peoples R China
[2] Luoyang CITIC HIC Automat Engn CO LTD, Luoyang, Peoples R China
来源：
2013 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID) | 2013年
关键词：
PFD; CP; LFP; VCO; CPPLL;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Low jitter charge pump phase locked loop (CPPLL) is designed for 12 bit digital to analog converter (DAC) in this paper. It's reference frequency is from 3M to 100M. The design uses the model of SMIC 0.13um mixed-signal process, its power supply is 1.2V, the simulating tools are cadence's Spectre and Hspice. This paper mainly includes circuit design of Phase Frequency Detector (PFD), Charge Pump (CP), Low-Pass Filter (LPF) and Voltage Control Oscillator (VCO). The simulation result is proved that the CPPLL satisfies the design request. Its locking time is greater than 5us, and smaller than 23us. When the reference clock is 100MHz, VCO frequency is 400MHz, its jitter time (root-mean-square) is 4.314ps.
引用
收藏
页数：5
相关论文
共 50 条
  • [21] Transient Analysis of Nonlinear Settling Behavior in Charge-Pump Phase-Locked Loop Design
    He, Rui
    Li, Jun
    Rhee, Woogeun
    Wang, Zhihua
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 469 - 472
  • [22] Phase-Locked Loop Design with SPO Detection and Charge Pump Trimming for Reference Spur Suppression
    Hsiao, Sen-Wen
    Chen, Chung-Chun
    Caplan, Randy
    Galloway, Jeff
    Gray, Blake
    Chatterjee, Abhijit
    2014 IEEE 32ND VLSI TEST SYMPOSIUM (VTS), 2014,
  • [23] Design procedure for all-digital phase-locked loops based on a charge-pump phase-locked-loop analogy
    Kratyuk, Volodymyr
    Hanumolu, Pavan Kumar
    Moon, Un-Ku
    Mayaram, Kartikeya
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (03) : 247 - 251
  • [24] An Integrated Charge Pump for Phase-Locked Loop Applications in Harsh Environments
    Mestice, Marco
    Ciarpi, Gabriele
    Rossi, Daniele
    Saponara, Sergio
    ELECTRONICS, 2024, 13 (04)
  • [25] Design and Implementation of Charge Pump Phase-Locked Loop Frequency Source Based on GaAs pHEMT Process
    Zhao, Ranran
    Zhang, Yuming
    Lv, Hongliang
    Wu, Yue
    SENSORS, 2022, 22 (02)
  • [26] Integer-N charge pump phase locked loop for 2.4 GHz application with a novel design of phase frequency detector
    Koithyar, Aravinda
    Ramesh, Telugu Kuppushetty
    IET CIRCUITS DEVICES & SYSTEMS, 2020, 14 (01) : 60 - 65
  • [27] Design of improved CMOS phase-frequency detector and charge-pump for phase-locked loop附视频
    刘法恩
    王志功
    李智群
    李芹
    陈胜
    Journal of Semiconductors, 2014, (10) : 123 - 129
  • [28] Research on All Digital Phase Locked Loop with TDC and DAC
    Cui Baojian
    Zhao Haiying
    Zhou Dehai
    Zhang Dan
    ISTM/2009: 8TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, 2009, : 3182 - 3185
  • [29] Reduction of Charge Injection and Current-Mismatch Errors of Charge Pump for Phase-Locked Loop
    Yoshioka, Masahiro
    Fujii, Nobuo
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2009, E92A (02) : 381 - 388
  • [30] A Fast Locking Digital Phase-Locked Loop using Programmable Charge Pump
    Ali, M.
    Elsemary, H.
    Shawkey, H.
    Zekry, A.
    ICCES'2010: THE 2010 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS, 2010, : 135 - 138
12345