Subthreshold SRAM: Challenges, Design Decisions and Solutions

被引：0
|
作者：
Patel, Harsh N. [1 ]
Yahya, Farah B. [1 ]
Calhoun, Benton H. [1 ]
机构：
[1] Univ Virginia, Dept Elect & Comp Engn, Charlottesville, VA 22903 USA
来源：
2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS) | 2017年
基金：
美国国家科学基金会;
关键词：
body-biasing; margin; SRAM; Subthreshold; variation;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents an overview of various challenges, optimization strategies, and design requirements for subthreshold SRAM arrays targeting Ultra-Low Power (ULP) applications in the Internet of Things (IoTs). We study the impact of threshold voltage (VI) change due to process and temperature variations on various SRAM design decisions for ULP operation. We explore different solutions to enable reliable subthreshold operation ranging from technology to cell to architecture and assist. We also highlight the impact of process variations on optimal peripheral assist selection, and degree of assist requirements. We present trade-offs between reliabilty energy, and performance to an application-specific SRAM design. Six different types of SRAM bitcells arc compared for various subthreshold metrics to provide an optimal bitcell selection for the targeted application.
引用
收藏
页码：321 / 324
页数：4
相关论文
共 50 条
  • [1] A High Speed Subthreshold SRAM Cell Design
    Ahmadimehr, Amir-Reza
    Ebrahimi, Behzad
    Afzali-Kusha, Ali
    2009 1ST ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2009, : 9 - 13
  • [2] Variation resilient subthreshold SRAM cell design technique
    Islam, Aminul
    Hasan, Mohd
    Arslan, Tughrul
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2012, 99 (09) : 1223 - 1237
  • [3] A Design of Subthreshold SRAM Cell Based on RSCE and RNCE
    Cai, Jiangzheng
    Yuan, Jia
    Chen, Liming
    Hei, Yong
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [4] Subthreshold leakage current: Challenges and solutions
    Anis, M
    ICM 2003: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2003, : 77 - 80
  • [5] FinFET SRAM Design Challenges
    Burnett, David
    Parihar, Sanjay
    Ramamurthy, Hema
    Balasubramanian, Sriram
    2014 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2014,
  • [6] Variation Robust Subthreshold SRAM Design with Ultra Low Power Consumption
    Cherukat, Saima
    Sahula, Vineet
    VLSI DESIGN AND TEST, VDAT 2013, 2013, 382 : 242 - 248
  • [7] DIGITAL SUBTHRESHOLD LOGIC DESIGN - MOTIVATION AND CHALLENGES
    Fisher, Sagi
    Teman, Adam
    Vaysman, Dmitry
    Gertsman, Alexander
    Yadid-Pecht, Orly
    Fish, Alexander
    2008 IEEE 25TH CONVENTION OF ELECTRICAL AND ELECTRONICS ENGINEERS IN ISRAEL, VOLS 1 AND 2, 2008, : 682 - 686
  • [8] Design and Analysis of Ultra-Thin-Body SOI Based Subthreshold SRAM
    Hu, Vita Pi-Ho
    Wu, Yu-Sheng
    Fan, Ming-Long
    Su, Pin
    Chuang, Ching-Te
    ISLPED 09, 2009, : 9 - 14
  • [9] Design of Advanced Subthreshold SRAM Array for Ultra-Low Power Technology
    Kim, Taehoon
    Kim, Hyunmyoung
    Chung, Yeonbae
    2018 5TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONIC ENGINEERING (ICEEE), 2018, : 329 - 333
  • [10] Soft Error Immunity of Subthreshold SRAM
    Hashimoto, Masanori
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
12345