Subthreshold SRAM: Challenges, Design Decisions and Solutions

被引：0
|
作者：
Patel, Harsh N. [1 ]
Yahya, Farah B. [1 ]
Calhoun, Benton H. [1 ]
机构：
[1] Univ Virginia, Dept Elect & Comp Engn, Charlottesville, VA 22903 USA
来源：
2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS) | 2017年
基金：
美国国家科学基金会;
关键词：
body-biasing; margin; SRAM; Subthreshold; variation;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents an overview of various challenges, optimization strategies, and design requirements for subthreshold SRAM arrays targeting Ultra-Low Power (ULP) applications in the Internet of Things (IoTs). We study the impact of threshold voltage (VI) change due to process and temperature variations on various SRAM design decisions for ULP operation. We explore different solutions to enable reliable subthreshold operation ranging from technology to cell to architecture and assist. We also highlight the impact of process variations on optimal peripheral assist selection, and degree of assist requirements. We present trade-offs between reliabilty energy, and performance to an application-specific SRAM design. Six different types of SRAM bitcells arc compared for various subthreshold metrics to provide an optimal bitcell selection for the targeted application.
引用
收藏
页码：321 / 324
页数：4
相关论文
共 50 条
  • [41] Device and Circuit Design Challenges in the Digital Subthreshold Region for Ultralow-Power Applications
    Vaddi, Ramesh
    Dasgupta, S.
    Agarwal, R. P.
    VLSI DESIGN, 2009,
  • [42] Subthreshold bipolarity: diagnostic issues and challenges
    Nusslock, Robin
    Frank, Ellen
    BIPOLAR DISORDERS, 2011, 13 (7-8) : 587 - 603
  • [43] Challenges and Solutions of FinFET Integration in an SRAM Cell and a Logic Circuit for 22 nm node and beyond
    Kawasaki, H.
    Basker, V. S.
    Yamashita, T.
    Lin, C. -H.
    Zhu, Y.
    Faltermeier, J.
    Schmitz, S.
    Cummings, J.
    Kanakasabapathy, S.
    Adhiliari, H.
    Jagannathan, H.
    Kumar, A.
    Maitra, K.
    Wang, J.
    Yeh, C. -C.
    Wang, C.
    Khater, M.
    Guillorn, M.
    Fuller, N.
    Chang, J.
    Chang, L.
    Muralidhar, R.
    Yagishita, A.
    Miller, R.
    Ouyang, Q.
    Zhang, Y.
    Paruchuri, V. K.
    Bu, H.
    Doris, B.
    Takayanagi, M.
    Haensch, W.
    McHerron, D.
    O'Neill, J.
    Ishimaru, K.
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 264 - +
  • [44] SRAM Cell Design Challenges in Modern Deep Sub-Micron Technologies: An Overview
    Gul, Waqas
    Shams, Maitham
    Al-Khalili, Dhamin
    MICROMACHINES, 2022, 13 (08)
  • [45] FinFET SRAM Design
    Joshi, Rajiv
    Kim, Keunwoo
    Kanj, Rouwaida
    23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2010, : 440 - +
  • [46] Micromachined gyroscopes: Challenges, design solutions, and opportunities
    Shkel, AM
    SMART STRUCTURES AND MATERIALS 2001: SMART ELECTRONICS AND MEMS, 2001, 4334 : 74 - 85
  • [47] Microlithography: Trends, challenges, solutions, and their impact on design
    Wong, AK
    IEEE MICRO, 2003, 23 (02) : 12 - 21
  • [48] DESIGN AGAINST FATIGUE FAILURE: CHALLENGES AND SOLUTIONS
    Nowell, David
    PROCEEDINGS OF THE 7TH INTERNATIONAL CONFERENCE ON MECHANICS AND MATERIALS IN DESIGN (M2D2017), 2017, : 3 - 4
  • [49] Challenges and Solutions for Organizational Design in Urban Digitalization
    Csukas, Mate Szilard
    Bukovszki, Viktor
    Reith, Andras
    EUROPEAN JOURNAL OF SUSTAINABLE DEVELOPMENT, 2020, 9 (02): : 615 - 629
  • [50] SRAM CP: A charge recycling design schema for SRAM
    Keung, Ka-Ming
    Tyagi, Akhilesh
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2006, 4148 : 95 - 106
12345