A 32-bit RISC processor with concurrent error detection

被引：0

作者：

Maamar, A ^{[1
]}

Russell, G ^{[1
]}

机构：

[1] Univ Newcastle Upon Tyne, Dept Elect & Elect Engn, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England

来源：

24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2 | 1998年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper describes the design and implementation of a 32-bit RISC Processor with a Concurrent Error Detection capability. The CED scheme uses Dong's Code where the error detection capability depends upon the number of checkbits used and not upon the number of data bits, hence can be made application specific. The equations used for check symbol prediction of both arithmetic and logical functions are outlined and its incorporation in a 32-bit Fault-Tolerant RISC processor described.

引用

页码：461 / 467

页数：3

共 50 条

[31] Design and Implementation of Low Power Reservation Station of a 32-bit DLX-RISC processor
Albuquerque, Nathaniel
Prakash, Kritika
Mehra, Anu
Gaur, Nidhi
[J]. PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE (ICIS), 2016, : 217 - 221
[32] A 32-BIT PROCESSOR ON A 16-BIT BUS
BUDZINSKI, M
[J]. CONTROL ENGINEERING, 1986, 33 (03) : 84 - 84
[33] Software optimization of the MPEG-audio decoder using a 32-bit MCU RISC processor
Lee, KS
Park, YC
Youn, DH
[J]. 2002 INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, DIGEST OF TECHNICAL PAPERS, 2002, : 330 - 331
[34] FPGA Implementation of Low Power Pipelined 32-Bit RISC Processor Using Clock Gating
Shashidar, R.
Kumar, R. Santhosh
MahalingaSwamy, A. M.
Roopa, M.
[J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON DATA ENGINEERING AND COMMUNICATION TECHNOLOGY, ICDECT 2016, VOL 2, 2017, 469 : 769 - 777
[35] Software optimization of the MPEG-AUDIO decoder using a 32-bit MCU RISC processor
Lee, KS
Park, YC
Youn, DH
[J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2002, 48 (03) : 671 - 676
[36] A 500-MHZ, 32-BIT, 0.4-MU-M CMOS RISC PROCESSOR
SUZUKI, K
YAMASHINA, M
NAKAYAMA, T
IZUMIKAWA, M
NOMURA, M
IGURA, H
HEIUCHI, H
GOTO, J
INOUE, T
KOSEKI, Y
ABIKO, H
OKABE, K
ONO, A
YANO, Y
YAMADA, H
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (12) : 1464 - 1473
[37] Design and Performance Analysis of One 32-bit Dual Issue RISC Processor for Embedded Application
Huang, Xiaoping
Fan, Xiaoya
Zhang, Shengbing
[J]. 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1819 - 1822
[38] Hitachi's 32-bit RISC hits #1
Weiss, R
[J]. COMPUTER DESIGN, 1996, 35 (04): : 28 - +
[39] IBM CHALLENGES EMBEDDED, 32-BIT RISC VENDORS
不详
[J]. COMPUTER DESIGN, 1994, 33 (13): : 88 - 88
[40] A NOVEL 32-BIT RISC MICROPROCESSOR FOR EMBEDDED SYSTEMS
MULLER, O
[J]. IEICE TRANSACTIONS ON ELECTRONICS, 1992, E75C (10) : 1196 - 1201

← 1 2 3 4 5 →