Process induced bias: A study of resist design and process implications

被引:0
|
作者
Fonseca, Carlos [1 ]
Scheer, Steven [1 ]
Carcasi, Mike [1 ]
Shibata, Tsuyoshi [2 ]
Otsuka, Takahisa [2 ]
机构
[1] Tokyo Electron Amer Inc, 2400 Grove Blvd, Austin, TX 78741 USA
[2] Tokyo Electron Kyushu Ltd, Kumamoto 8611116, Japan
关键词
D O I
10.1117/12.773187
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Critical dimension uniformity (CDU) has both across field and across wafer components. CD error generated by across wafer etching non-uniformity and other process variations can have a significant impact on CDU. To correct these across wafer variations, compensation by exposure dose(1) and/or PEB temperature(2,3) have been proposed. These compensation strategies often focus on a specific structure without evaluating how process compensation impacts the CDU of all structures to be printed in a given design. In a previous study(4), the authors evaluated the relative merits of across wafer dose and PEB temperature compensation on the process induced CD bias and CDU. For the process studied, both metrics demonstrated that using PEB temperature to control across wafer CD variation was preferable to using dose compensation. The previous study was limited to a single resist and variations to track and scanner processing were kept to a minimum. Further examination of additional resist materials has indicated that significant variation in dose and PEB temperature induced CD biases exist from material to material. It is the goal of this work to understand how resist design, as well as track and scanner processing, impact process induced bias (PIB). This is accomplished by analyzing full resist models for a range of resists that exhibit different dose and PEB temperature PIB behavior. From these models, the primary resist design contributors to PIB are isolated. A sensitivity analysis of the primary resist design as well as track and scanner processing effects will also be simulated and presented.
引用
收藏
页数:12
相关论文
共 50 条
  • [21] Feasibility study of defects in 157-nm resist process
    Wakamizu, S
    Kiba, Y
    Kawaguchi, E
    Miyoshi, S
    Furukawa, T
    Itani, T
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XX, PTS 1 AND 2, 2003, 5039 : 633 - 640
  • [22] Improvement of resist process margin with short develop time process
    Tamada, O
    Sanada, M
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XX, PTS 1 AND 2, 2003, 5039 : 770 - 780
  • [23] PROCESS MODELING FOR PHOTORESIST DEVELOPMENT AND DESIGN OF DLR SD (DOUBLE-LAYER RESIST BY A SINGLE DEVELOPMENT) PROCESS
    HIRAI, Y
    SASAGO, M
    ENDO, M
    TSUJI, K
    MANO, Y
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (03) : 403 - 409
  • [24] IMPLICATIONS FOR INSTRUCTIONAL DESIGN AS A SOCIOPOLITICALLY SITUATED PROCESS
    Campbell, K.
    Schwier, R.
    12TH INTERNATIONAL CONFERENCE OF EDUCATION, RESEARCH AND INNOVATION (ICERI 2019), 2019, : 15 - 21
  • [25] LWR reduction in ArF resist pattern by resist smoothing process
    Inatomi, Yuichiro
    Kawasaki, Tetsu
    Iwashita, Mitsuaki
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXIII, PTS 1 AND 2, 2006, 6153 : U1481 - U1489
  • [26] A NEW SHRINK-RESIST PROCESS
    KUSCH, P
    AMERICAN DYESTUFF REPORTER, 1970, 59 (10): : 38 - &
  • [27] Resist film uniformity in the microlithography process
    Ho, WK
    Lee, LL
    Tay, A
    Schaper, C
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2002, 15 (03) : 323 - 330
  • [28] The Divergence of Image and Resist Process Metrics
    Biafore, John J.
    Kapasi, Sanjay
    Robertson, Stewart A.
    Smith, Mark D.
    LITHOGRAPHY ASIA 2008, 2008, 7140
  • [29] A novel approximate model for resist process
    Ahn, CN
    Kim, HB
    Baik, KH
    OPTICAL MICROLITHOGRAPHY XI, 1998, 3334 : 752 - 763
  • [30] Simulation of thermal resist flow process
    Kim, SK
    An, I
    Oh, HK
    Advances in Resist Technology and Processing XXII, Pt 1 and 2, 2005, 5753 : 1186 - 1193