Process induced bias: A study of resist design and process implications

被引:0
|
作者
Fonseca, Carlos [1 ]
Scheer, Steven [1 ]
Carcasi, Mike [1 ]
Shibata, Tsuyoshi [2 ]
Otsuka, Takahisa [2 ]
机构
[1] Tokyo Electron Amer Inc, 2400 Grove Blvd, Austin, TX 78741 USA
[2] Tokyo Electron Kyushu Ltd, Kumamoto 8611116, Japan
关键词
D O I
10.1117/12.773187
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Critical dimension uniformity (CDU) has both across field and across wafer components. CD error generated by across wafer etching non-uniformity and other process variations can have a significant impact on CDU. To correct these across wafer variations, compensation by exposure dose(1) and/or PEB temperature(2,3) have been proposed. These compensation strategies often focus on a specific structure without evaluating how process compensation impacts the CDU of all structures to be printed in a given design. In a previous study(4), the authors evaluated the relative merits of across wafer dose and PEB temperature compensation on the process induced CD bias and CDU. For the process studied, both metrics demonstrated that using PEB temperature to control across wafer CD variation was preferable to using dose compensation. The previous study was limited to a single resist and variations to track and scanner processing were kept to a minimum. Further examination of additional resist materials has indicated that significant variation in dose and PEB temperature induced CD biases exist from material to material. It is the goal of this work to understand how resist design, as well as track and scanner processing, impact process induced bias (PIB). This is accomplished by analyzing full resist models for a range of resists that exhibit different dose and PEB temperature PIB behavior. From these models, the primary resist design contributors to PIB are isolated. A sensitivity analysis of the primary resist design as well as track and scanner processing effects will also be simulated and presented.
引用
收藏
页数:12
相关论文
共 50 条
  • [11] Quencher gradient resist process for low k process
    Jung, JC
    Lee, SK
    Lee, WW
    Bok, C
    Moon, SC
    Shin, KS
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXI, PTS 1 AND 2, 2004, 5376 : 63 - 70
  • [12] OPC of resist reflow process
    Kim, Sang-Kon
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXIII, PTS 1 AND 2, 2006, 6153 : U432 - U437
  • [13] RESIST PROCESS MASK.
    Gillespie, S.J.
    1600, (26):
  • [14] SIMPLIFIED TRILEVEL RESIST PROCESS
    NISHIOKA, K
    ITOH, H
    WAKAMIYA, W
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1984, 131 (03) : C86 - C86
  • [15] RESIST PROCESS FOR SOR LITHOGRAPHY
    DEGUCHI, K
    HORIUCHI, T
    TANAKA, A
    YOSHIKAWA, A
    NTT REVIEW, 1990, 2 (04): : 108 - 115
  • [16] Resist outgassing characterization based on the resist compositions and process
    Sugie, Norihiko
    Takahashi, Toshiya
    Katayama, Kazuhiro
    Takagi, Isamu
    Kikuchi, Yukiko
    Tanaka, Hiroyuki
    Shiobara, Eishi
    Inoue, Soichi
    EXTREME ULTRAVIOLET (EUV) LITHOGRAPHY IV, 2013, 8679
  • [17] Simulation of collapse process and design method to resist collapse for building structures
    Gu, Xianglin
    Yin, Xiaojing
    Lin, Feng
    Wang, Ying
    Jianzhu Jiegou Xuebao/Journal of Building Structures, 2010, 31 (06): : 179 - 187
  • [18] AN OPTIMIZATION DESIGN METHOD FOR CHEMICALLY AMPLIFIED RESIST PROCESS-CONTROL
    PAN, SW
    REILLY, MT
    DIFABRIZIO, E
    LEONARD, Q
    TAYLOR, JW
    CERRINA, F
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1994, 7 (03) : 325 - 332
  • [19] Resist reflow process simulation study for contact hole pattern
    Kim, SK
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2006, 24 (01): : 200 - 204
  • [20] Resist reflow process simulation study for contact hole pattern
    School of Information, Communications, and Electronics Engineering, Catholic University of Korea, Bucheon 420-743, Korea, Republic of
    J Vac Sci Technol B Microelectron Nanometer Struct, 2006, 1 (200-204):