MODELING METHOD OF LOCAL MISMATCH MODEL FOR MOS TRANSISTORS

被引：1
|
作者：
Gu, Jinglun [1 ]
机构：
[1] Shanghai Huali Microelect Corp, Div Technol Dev, Shanghai 201210, Peoples R China
来源：
2020 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2020 (CSTIC 2020) | 2020年
关键词：
D O I：
10.1109/cstic49141.2020.9282488
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, a MOS SPICE local mismatch model is presented, in which the temperature effect coefficient is added in the existing SPICE local mismatch model equation. The effect of temperature variation on SPICE local mismatch model of MOS devices is fully considered. This paper can accurately reflect the change of local mismatch with the change of temperature, so that the SPICE local mismatch model has a wider application range and a higher degree of coincidence with the measured data.
引用
收藏
页数：3
相关论文
共 50 条
  • [31] HF Mismatch Characterization and Modeling of Bipolar Transistors for RFIC Design
    Lee, Tzung-Yin
    Chen, Yuh-Yue
    2013 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2013, : 49 - 52
  • [32] A new model for the current factor mismatch in the MOS transistor
    Difrenza, R
    Llinares, P
    Ghibaudo, G
    SOLID-STATE ELECTRONICS, 2003, 47 (07) : 1167 - 1171
  • [33] An easy-to-use mismatch model for the MOS transistor
    Croon, JA
    Rosmeulen, M
    Decoutere, S
    Sansen, W
    Maes, HE
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (08) : 1056 - 1064
  • [34] A new test structure for short and long distance mismatch characterization of submicron MOS transistors
    Conti, M
    Crippa, P
    Orcioni, S
    Turchetti, C
    Ricciardi, F
    Vece, GB
    PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 656 - 660
  • [35] MODELING OF MOS-TRANSISTORS WITH NONRECTANGULAR GATE GEOMETRIES - COMMENT
    DEMEY, G
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (07) : 862 - 863
  • [36] METHOD FOR MEASUREMENT OF TURN-ON CONDITION IN MOS TRANSISTORS
    WALLINGA, H
    SOLID-STATE ELECTRONICS, 1971, 14 (11) : 1093 - &
  • [37] MODELING MOS TRANSISTORS IN THE AVALANCHE-BREAKDOWN REGIME.
    Schuetz, A.
    Selberherr, S.
    Poetzl, H.W.
    Transactions of the Society for Computer Simulation, 1984, 1 (01): : 1 - 14
  • [38] A unified environment for the modeling of ultra deep submicron MOS transistors
    Gneiting, T
    NANOTECH 2003, VOL 2, 2003, : 368 - 371
  • [39] Modeling of MOS transistors based on genetic algorithm and simulated annealing
    Abbasian, A
    Taherzadeh-Sani, M
    Amelifard, B
    Afzali-Kusha, A
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 6218 - 6221
  • [40] MOS TRANSISTORS
    TUMMERS, LJ
    PHILIPS TECHNICAL REVIEW, 1970, 31 (7-9): : 206 - &
12345