Design and implementation of FPGA configuration logic block using asynchronous semi-static NCL circuits

被引：0

作者：

Dugganapally, Indira P. ^{[1
]}

Al-Assadi, Waleed K. ^{[1
]}

Pillai, Vijay ^{[2
]}

Smith, Scott ^{[2
]}

机构：

[1] Missouri Univ Sci & Technol, Dept Elect & Comp Engn, 301 W 16th St, Rolla, MO 65409 USA

[2] Univ Arkansas, Dept Elect Engn, Fayetteville, AR 72701 USA

来源：

2008 IEEE REGION 5 CONFERENCE | 2008年

基金：

美国国家科学基金会;

关键词：

Configurable Logic Block (CLB); field programmable gate array (FPGA); NULL Convention Logic (NCL); look up table (LUT);

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposes the design of a FPGA Configurable Logic Block (CLB) using Asynchronous Semi-Static NULL Convention Logic (NCL) Library. The proposed design uses three semi-static LUT's for implementing NCL logic functions. Each LUT can be configured to function as any one of the 27 fundamental NCL Semi-Static gates. The proposed CLB supports 10 inputs and three different outputs, each with resettable and inverting variations. The CLB has two modes: Configuration mode and Operation mode. The Static NCL FPGA CLB is simulated at the transistor level using the 1.8V, 180nm TSMC CMOS process.

引用

页码：289 / +

页数：2

共 35 条

[1] Design and implementation of FPGA configuration logic block using asynchronous static NCL
Dugganapally, Incira P.
Ai-Assadi, Waleed K.
Tammina, Tejaswini
Smith, Scott
2008 IEEE REGION 5 CONFERENCE, 2008, : 279 - +
[2] Design for Test of Asynchronous NULL Convention Logic (NCL) Circuits
Al-Assadi, Waleed K.
Kakarla, Sindhu
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2009, 25 (01): : 117 - 126
[3] Design for Test of Asynchronous NULL Convention Logic (NCL) Circuits
Waleed K. Al-Assadi
Sindhu Kakarla
Journal of Electronic Testing, 2009, 25 : 117 - 126
[4] Design for Test of Asynchronous NULL Convention Logic (NCL) Circuits
Al-Assadi, Waleed K.
Kakarla, Sindhu
2008 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 582 - 590
[5] Design Techniques for NCL-based Asynchronous Circuits on Commercial FPGA
Kim, Matthew M.
Beckett, Paul
2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2014, : 451 - 458
[6] Implementation of Semi-Static and Differential Null Convention Logic Gates Using CNTFET Technology
Musala, Sarada
Lakshmi, P. Vijaya
Lokesh, K. Kumar
Srinivasulu, Avireni
Ravariu, Cristian
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY, 2022, 25 (01): : 47 - 57
[7] Design for test techniques for asynchronous NULL conventional logic (NCL) circuits
Satagopan, Venkat
Bhaskaran, Bonita
Al-Assadi, Waleed K.
Smith, Scott C.
Kakarla, Sindhu
ADVANCES AND INNOVATIONS IN SYSTEMS, COMPUTING SCIENCES AND SOFTWARE ENGINEERING, 2007, : 451 - 456
[8] A solution to design semi-static Null Convention Logic cell libraries
Tri L.T.
Thanh T.L.
Hoang T.
International Journal of Circuits, Systems and Signal Processing, 2021, 15 : 1666 - 1675
[9] Design of an FPGA logic, element for implementing asynchronous NULL convention logic circuits
Smith, Scott C.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (06) : 672 - 683
[10] Design and FPGA-implementation of Asynchronous Circuits Using Two-phase Handshaking
Mardari, Adrian
Jelcicova, Zuzana
Sparso, Jens
2019 25TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC 2019), 2019, : 9 - 18

← 1 2 3 4 →