A controllable low-power dual-port embedded SRAM for DSP processor

被引：0

作者：

Yang, Hao-, I ^{[1
]}

Chang, Ming-Hung ^{[1
]}

Lin, Tay-Jyi ^{[1
]}

Ou, Shih-Hao ^{[1
]}

Deng, Siang-Sen ^{[1
]}

Liu, Chih-Wei ^{[1
]}

Hwang, Wei ^{[1
]}

机构：

[1] Natl Chiao Tung Univ, Microelect & Informat Syst Res Ctr, Dept Elect Engn, Hsinchu 300, Taiwan

来源：

MTTD 2007 TAIPEI: PROCEEDINGS OF 2007 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN, AND TESTING (MTD '07) | 2008年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, a low-power embedded memory module is designed for a multi-threaded DSP processor. A codesign of circuit and architecture technique is proposed. The technique includes three circuit schemes: controllable precharged bit-line, low voltage bit-line, and controllable data-retention power gating. Because the low-power control signals are generated by the DSP engine, the operating condition of the memory module can be arbitrarily adjusted by using software programming. The integration of low-power dual-port 8KB SRAM and the multi-threaded DSP engine is implemented in TSMC 130nm CMOS technology. By using these techniques, the overall access power reduction of the DSP core is around 15.30%-16.84%.

引用

页码：27 / +

页数：2

共 50 条

[31] Method to Design Low-power Embedded Processor for Wireless Endoscope
Xu Xinfeng
Hei Yong
[J]. 2009 3RD INTERNATIONAL CONFERENCE ON BIOINFORMATICS AND BIOMEDICAL ENGINEERING, VOLS 1-11, 2009, : 1284 - 1287
[32] Implementation of Lightweight eHealth Applications on a Low-Power Embedded Processor
Yang, Mingyu
Hara-Azumi, Yuko
[J]. IEEE ACCESS, 2020, 8 (08): : 121724 - 121732
[33] Low-power design approach of 11FO4 256-Kbyte embedded Sram for the synergistic processor element of a cell processor
Asano, T
Silberman, J
Dhong, SH
Takahashi, O
White, M
Cottier, S
Nakazato, T
Kawasumi, A
Yoshihara, H
[J]. IEEE MICRO, 2005, 25 (05) : 30 - 38
[34] A current-sensed high-speed and low-power first-in-first-out memory using a wordline/bitline-swapped dual-port SRAM cell
Shibata, N
Watanabe, M
Tanabe, Y
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (06) : 735 - 750
[35] A Methodology for Low-Power Approximate Embedded SRAM within Multimedia Applications
Ataei, Samira
Stine, James E.
[J]. 2018 31ST IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2018, : 266 - 271
[36] Low-power embedded SRAM with the current-mode write technique
Wang, JS
Tseng, W
Li, HY
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (01) : 119 - 124
[37] Low-leakage soft error tolerant dual-port SRAM cells for cache memory applications
Mazreah, Arash Azizi
Shalmani, M. T. Manzuri
[J]. MICROELECTRONICS JOURNAL, 2012, 43 (11) : 766 - 792
[38] Implementation of Embedded RISC Processor with Dynamic Power Management for Low-Power Embedded system on SOC
Kumar, Narender
Rattan, Munish
[J]. 2015 2ND INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN ENGINEERING & COMPUTATIONAL SCIENCES (RAECS), 2015,
[39] Highly Stable, Dual-port, Sub-threshold 7T SRAM Cell for Ultra-low Power Application
Sil, Abhijit
Bakkamanthala, Srikanth
Karlapudi, Swetha
Bayoumi, Magdy
[J]. 2012 IEEE 10TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2012, : 493 - 496
[40] An Embedded Level-Shifting Dual-Rail SRAM for High-Speed and Low-Power Cache
Kim, Tae Hyun
Jeong, Hanwool
Park, Juhyun
Kim, Hoonki
Song, Taejoong
Jung, Seong-Ook
[J]. IEEE ACCESS, 2020, 8 : 187126 - 187139

← 1 2 3 4 5 →