Cycle-time improvements for photolithography process in semiconductor manufacturing

被引:80
|
作者
Akçali, E [1 ]
Nemoto, K
Uzsoy, R
机构
[1] Purdue Univ, Sch Ind Engn, W Lafayette, IN 47907 USA
[2] Hitachi Ltd, Semicond & IC Div, Kodaira, Tokyo 187, Japan
关键词
cycle time; dispatching; machine dedication; photolithography; shop-floor control;
D O I
10.1109/66.909654
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Cycle-time reduction is of great importance to semiconductor manufacturers. Photolithography, being one of the most repeated processes, is an area where substantial improvements can be made. We investigate the effects of various process control mechanisms for photolithography on the cycle-time at the process and at the overall fab via a simulation study. Test run policy at the photolithography station, test run frequency, duration of inspection, and machine dedication policy for the equipment are the factors we consider. Equipment down time due to preventive or breakdown maintenance and rework rates are also taken into account. Parallel testing, where test wafer is inspected while the lot is being processed, is the best policy in terms of cycle-time performance. Long inspection time and infrequent, long down times have the most adverse effects, but flexible machine assignment may reduce the impact of down times, Test run frequency is only significant for serial testing, where processing of the lot is not finished until the failed test wafer is stripped and reworked.
引用
收藏
页码:48 / 56
页数:9
相关论文
共 50 条
  • [21] Data-driven Feature Selection for Cycle-time Forecasting in Semiconductor Wafer Fabrication System
    Wang, Jun-liang
    Zhang, Jie
    2015 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND MANAGEMENT ENGINEERING (ICISME 2015), 2015, : 148 - 153
  • [22] Two approaches to determine appropriated fab manufacturing production plan by cycle-time and WIP energy
    Pin, KC
    Fei, LY
    Teck, AC
    2001 IEEE INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, CONFERENCE PROCEEDINGS, 2001, : 87 - 90
  • [23] Manufacturing intelligence to forecast and reduce semiconductor cycle time
    Chien, Chen-Fu
    Hsu, Chia-Yu
    Hsiao, Chih-Wei
    JOURNAL OF INTELLIGENT MANUFACTURING, 2012, 23 (06) : 2281 - 2294
  • [24] Automation: Key to Cycle Time Improvement in Semiconductor Manufacturing
    Sonar, Amit
    Shinde, Satyajit
    Teh, Susanto
    2013 24TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2013, : 93 - 98
  • [25] Manufacturing intelligence to forecast and reduce semiconductor cycle time
    Chen-Fu Chien
    Chia-Yu Hsu
    Chih-Wei Hsiao
    Journal of Intelligent Manufacturing, 2012, 23 : 2281 - 2294
  • [26] CYCLE-TIME REDUCTION FOR DISSEMINATING SCHOLARLY RESEARCH
    IVES, B
    MIS QUARTERLY, 1993, 17 (02) : R21 - R23
  • [27] Load balancing among photolithography machines in semiconductor manufacturing
    Shr, Arthur M. D.
    Liu, Alan
    Chen, Peter P.
    2006 3RD INTERNATIONAL IEEE CONFERENCE INTELLIGENT SYSTEMS, VOLS 1 AND 2, 2006, : 314 - 319
  • [28] A STRUCTURED METHODOLOGY FOR IC PHOTOLITHOGRAPHY SYNTHESIS IN SEMICONDUCTOR MANUFACTURING
    KLEIN, MF
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1988, 1 (01) : 28 - 35
  • [29] Mathematical model for the prediction of cycle-time distributions for the Wurster column-coating process
    Crites, T
    Turton, R
    INDUSTRIAL & ENGINEERING CHEMISTRY RESEARCH, 2005, 44 (14) : 5397 - 5402
  • [30] MAKING THE MOST OF STRUCTURED ANALYSIS IN MANUFACTURING INFORMATION-SYSTEM DESIGN - APPLICATION OF ICONS AND CYCLE-TIME
    HOSTICK, CJ
    BILLO, RE
    RUCKER, RH
    COMPUTERS IN INDUSTRY, 1991, 16 (03) : 267 - 278