Cycle-time improvements for photolithography process in semiconductor manufacturing

被引:80
|
作者
Akçali, E [1 ]
Nemoto, K
Uzsoy, R
机构
[1] Purdue Univ, Sch Ind Engn, W Lafayette, IN 47907 USA
[2] Hitachi Ltd, Semicond & IC Div, Kodaira, Tokyo 187, Japan
关键词
cycle time; dispatching; machine dedication; photolithography; shop-floor control;
D O I
10.1109/66.909654
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Cycle-time reduction is of great importance to semiconductor manufacturers. Photolithography, being one of the most repeated processes, is an area where substantial improvements can be made. We investigate the effects of various process control mechanisms for photolithography on the cycle-time at the process and at the overall fab via a simulation study. Test run policy at the photolithography station, test run frequency, duration of inspection, and machine dedication policy for the equipment are the factors we consider. Equipment down time due to preventive or breakdown maintenance and rework rates are also taken into account. Parallel testing, where test wafer is inspected while the lot is being processed, is the best policy in terms of cycle-time performance. Long inspection time and infrequent, long down times have the most adverse effects, but flexible machine assignment may reduce the impact of down times, Test run frequency is only significant for serial testing, where processing of the lot is not finished until the failed test wafer is stripped and reworked.
引用
收藏
页码:48 / 56
页数:9
相关论文
共 50 条
  • [31] REGRESSION SHORT-CUTS CYCLE-TIME ESTIMATING
    DONEY, L
    GELB, T
    INDUSTRIAL ENGINEERING, 1971, 3 (02): : 22 - &
  • [32] Excursion Yield Loss and Cycle Time Reduction in Semiconductor Manufacturing
    Leachman, Robert C.
    Ding, Shengwei
    IEEE TRANSACTIONS ON AUTOMATION SCIENCE AND ENGINEERING, 2011, 8 (01) : 112 - 117
  • [33] Technique to Improve Visibility for Cycle Time Improvement in Semiconductor Manufacturing
    Ab Rahim, Syahril Ridzuan
    Ahmad, Ibrahim
    Chik, Mohd Azizi
    2012 10TH IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2012, : 627 - 630
  • [34] A METHOD FOR CYCLE TIME ESTIMATION OF SEMICONDUCTOR MANUFACTURING TOOLSETS WITH CORRELATIONS
    Akhavan-Tabatabaei, Raba
    Ding, Shengwei
    Shanthikumar, J. George
    PROCEEDINGS OF THE 2009 WINTER SIMULATION CONFERENCE (WSC 2009 ), VOL 1-4, 2009, : 1686 - +
  • [35] The role of automation in technology development cycle-time reduction
    Natarajan, S
    FLEXIBLE AUTOMATION AND INTELLIGENT MANUFACTURING, 1998, 1998, : 401 - 406
  • [36] Cycle-time reduction in machining by recursive constraint bounding
    Ivester, R
    Danai, K
    Malkin, S
    JOURNAL OF MANUFACTURING SCIENCE AND ENGINEERING-TRANSACTIONS OF THE ASME, 1997, 119 (02): : 201 - 207
  • [37] SYNCHRONOUS LOGIC SYNTHESIS - ALGORITHMS FOR CYCLE-TIME MINIMIZATION
    DEMICHELI, G
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (01) : 63 - 73
  • [38] Meeting tight schedules through cycle-time reduction
    Frailey, DJ
    Sakry, M
    EIGHTEENTH ANNUAL PACIFIC NORTHWEST SOFTWARE QUALITY CONFERENCE, PROCEEDINGS, 2000, : 133 - 148
  • [39] Cycle-time reduction in machining by recursive constraint bounding
    Univ of Massachusetts, Amherst, United States
    J Manuf Sci Eng Trans ASME, 2 (201-207):
  • [40] PERFORMANCE OF A PIPELINE ARRAY OF AUTOMATA WITH PERIODIC CYCLE-TIME
    GOLES, E
    SAKHO, I
    TCHUENTE, M
    MATHEMATICAL SOCIAL SCIENCES, 1987, 14 (01) : 39 - 49