共 50 条
- [41] High-Speed and Low-Power Logic for SAR ADC 2017 17TH IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY (ICCT 2017), 2017, : 1166 - 1170
- [44] Low-power, high-speed CMOS VLSI design ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 310 - 315
- [45] Low-Power High-Speed Communication with Short-Millimeter-Wave CMOS Transceivers 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
- [46] NEW HIGH-SPEED CMOS LOGIC - FASTER SPEED AND LOW-POWER ELECTRONIC ENGINEERING, 1981, 53 (660): : 29 - &
- [48] Low-voltage low-power topology for high-speed applications PROCEEDINGS OF THE 2001 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2001, : 135 - 138
- [49] Low-Power High-Speed On-Chip Asynchronous Wave-pipelined CML SerDes 2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 5 - 10
- [50] Low-Power High-Speed Hybrid Wave-Pipeline Architectures for Binary Morphological Dilation Journal of Signal Processing Systems, 2012, 68 : 391 - 399