High-speed and low-power LFSR by wave-pipelining

被引:0
|
作者
Sato, T [1 ]
机构
[1] Sapporo Gakuin Univ, Dept Social Informat, Ebetsu, Hokkaido 0698555, Japan
关键词
LFSR; CRC; RNG; mobile computer; wave-pipelining;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
A mobile computer generally uses a lot of LFSRs (Linear Feedback Shift Registers). This causes the increase of power consumption. For this issue, we describe in this paper wave-pipelined LFSR that is able to be operated at high speed with low power consumption. A gate-level simulation clearly shows that the wave-pipelined LFSR is more superior to conventional LFSR in view of operation speed and power consumption. Finally we point out the prospective application of wave-pipelined LFSR to RNG (Random Number Generator). Since this works at variable clock frequency, it implements a new scheme for random numbers generation.
引用
收藏
页码:396 / 401
页数:6
相关论文
共 50 条
  • [41] High-Speed and Low-Power Logic for SAR ADC
    Xu, Daiguo
    Xu, Shiliu
    2017 17TH IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY (ICCT 2017), 2017, : 1166 - 1170
  • [42] AN IMPROVED TECHNOLOGY FOR HIGH-SPEED LOW-POWER IIL
    SMIT, E
    VRIJMOED, H
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1980, 127 (11) : C500 - C500
  • [43] Special section on low-power and high-speed chips
    Arakawa, Fumio
    Ikeda, Makoto
    Wada, Yasutaka
    Egawa, Ryusuke
    Sato, Yukinori
    Otani, Sugako
    Shibata, Yuichiro
    Shimamura, Kotaro
    Takizawa, Hiroyuki
    Kodama, Yuetsu
    Muroyama, Masanori
    Shimada, Hajime
    Sakamoto, Ryuichi
    Ito, Megumi
    IEICE Transactions on Electronics, 2020, E103.C (03) : 66 - 67
  • [44] Low-power, high-speed CMOS VLSI design
    Kuroda, T
    ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 310 - 315
  • [45] Low-Power High-Speed Communication with Short-Millimeter-Wave CMOS Transceivers
    Fujishima, Minoru
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [46] NEW HIGH-SPEED CMOS LOGIC - FASTER SPEED AND LOW-POWER
    CRAIG, S
    ELECTRONIC ENGINEERING, 1981, 53 (660): : 29 - &
  • [47] LOW-TEMPERATURE FET FOR LOW-POWER HIGH-SPEED LOGIC
    REES, H
    SANGHERA, GS
    WARRINER, RA
    ELECTRONICS LETTERS, 1977, 13 (06) : 156 - 158
  • [48] Low-voltage low-power topology for high-speed applications
    Foroudi, N
    Fulga, S
    Suppiah, P
    Peirce, JNM
    PROCEEDINGS OF THE 2001 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2001, : 135 - 138
  • [49] Low-Power High-Speed On-Chip Asynchronous Wave-pipelined CML SerDes
    Jaiswal, Ashok
    Walk, Dominik
    Fang, Yuan
    Hofmann, Klaus
    2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 5 - 10
  • [50] Low-Power High-Speed Hybrid Wave-Pipeline Architectures for Binary Morphological Dilation
    Mahdiye Hajirahimi
    Abdolreza Nabavi
    Ehsanolah Kabir
    Journal of Signal Processing Systems, 2012, 68 : 391 - 399