A new optimization cost model for VLSI standard cell placement

被引：0
|
作者：
Cheung, PYS
Yeung, CSK
Tse, SK
Yuen, CK
Ko, WL
机构：
来源：
ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE | 1997年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
In this paper, we propose a new optimization cost model for VLSI placement. It distinguishes itself from the traditional wire-length cost model[2][3][6] by having direct impact on the quality of the detailed routing phase, We also extend the well-known simulated annealing standard cell placement algorithm by applying our new cost model. Experimental results shows that we got 13% layout area reduction compared to traditional wire length model, 11% reduction to commercial tool.
引用
收藏
页码：1708 / 1711
页数：4
相关论文
共 50 条
  • [31] Optimization of cost using DE in VLSI floorplanning
    Gautam, Shefali
    Singh, Rajendra Bahadur
    PROCEEDINGS OF THE 10TH INDIACOM - 2016 3RD INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT, 2016, : 421 - 424
  • [32] A cost model for VLSI/MCM systems
    Kafrouni, M
    Thibeault, C
    Savaria, Y
    1997 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 1997, : 148 - 156
  • [33] Standard Cell Layout Design and Placement Optimization for TFET-Based Circuits
    Song, Youngsoo
    Jung, Jinwook
    Shin, Youngsoo
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [34] Optimization of Standard Cell Based Detailed Placement for 16 nm FinFET Process
    Du, Yuelin
    Wong, Martin D. F.
    2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
  • [35] Parameter Optimization of VLSI Placement Through Deep Reinforcement Learning
    Agnesina, Anthony
    Chang, Kyungwook
    Lim, Sung Kyu
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (04) : 1295 - 1308
  • [36] GORDIAN - VLSI PLACEMENT BY QUADRATIC-PROGRAMMING AND SLICING OPTIMIZATION
    KLEINHANS, JM
    SIGL, G
    JOHANNES, FM
    ANTREICH, KJ
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (03) : 356 - 365
  • [37] VEAP - efficient VLSI placement algorithm based on global optimization
    Kong, Tianming
    Hong, Xianlong
    Qiao, Changge
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 1997, 18 (09): : 692 - 700
  • [38] VLSI Placement Problem Based on Ant Colony Optimization Algorithm
    Zaruba, Daria
    Zaporozhets, Dmitry
    Kureichik, Vladimir
    ARTIFICIAL INTELLIGENCE PERSPECTIVES IN INTELLIGENT SYSTEMS, VOL 1, 2016, 464 : 127 - 133
  • [39] VEAP: Global optimization based efficient algorithm for VLSI placement
    Kong, TM
    Hong, XL
    Qiao, CG
    PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 277 - 280
  • [40] Fuzzy simulated evolution for power and performance optimization of VLSI placement
    Sait, SM
    Youssef, H
    Khan, JA
    El-Maleh, A
    IJCNN'01: INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-4, PROCEEDINGS, 2001, : 738 - 743
12345