A new optimization cost model for VLSI standard cell placement

被引：0
|
作者：
Cheung, PYS
Yeung, CSK
Tse, SK
Yuen, CK
Ko, WL
机构：
来源：
ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE | 1997年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
In this paper, we propose a new optimization cost model for VLSI placement. It distinguishes itself from the traditional wire-length cost model[2][3][6] by having direct impact on the quality of the detailed routing phase, We also extend the well-known simulated annealing standard cell placement algorithm by applying our new cost model. Experimental results shows that we got 13% layout area reduction compared to traditional wire length model, 11% reduction to commercial tool.
引用
收藏
页码：1708 / 1711
页数：4
相关论文
共 50 条
  • [21] Learning as applied to stochastic optimization for standard-cell placement
    Su, LX
    Buntine, W
    Newton, AR
    Peters, BS
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (04) : 516 - 527
  • [22] The placement model and its nonlinear placement solver for VLSI global placement
    Chen, Jianli
    Chen, Xiuhua
    Zhu, Wenxing
    INTERNATIONAL JOURNAL OF APPLIED MATHEMATICS & STATISTICS, 2012, 30 (06): : 72 - 79
  • [23] TIMING AND AREA OPTIMIZATION FOR STANDARD-CELL VLSI CIRCUIT-DESIGN
    CHUANG, WT
    SAPATNEKAR, SS
    HAJJ, IN
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (03) : 308 - 320
  • [24] An Augmented Lagrangian Optimization Method for VLSI Global Placement
    Li, Weiguo
    Chen, Jianli
    Zhu, Wenxing
    2012 13TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS, AND TECHNOLOGIES (PDCAT 2012), 2012, : 569 - 573
  • [25] Algorithm of Thermal Optimization of Placement of Basic Elements of VLSI
    Kureychik, Victor M.
    Kulakov, Andrey A.
    PROCEEDINGS OF THE IV INTERNATIONAL RESEARCH CONFERENCE INFORMATION TECHNOLOGIES IN SCIENCE, MANAGEMENT, SOCIAL SPHERE AND MEDICINE (ITSMSSM 2017), 2017, 72 : 63 - 67
  • [26] Progress of Placement Optimization for Accelerating VLSI Physical Design
    Qiu, Yihang
    Xing, Yan
    Zheng, Xin
    Gao, Peng
    Cai, Shuting
    Xiong, Xiaoming
    ELECTRONICS, 2023, 12 (02)
  • [27] STANDARD CELL VLSI DESIGN - A TUTORIAL
    KESSLER, AJ
    GANESAN, A
    IEEE CIRCUITS & DEVICES, 1985, 1 (01): : 17 - 34
  • [28] Analysis of Utility Theory on VLSI Cell Placement
    Manikandan, R.
    Swaminathan, P.
    Vaithiyanathan, V.
    APPLIED MATHEMATICS & INFORMATION SCIENCES, 2014, 8 (04): : 1611 - 1616
  • [29] An Optimized HPWL Model for VLSI Analytical Placement
    Ray, B. N. Bhramar
    Das, S.
    Hazra, Kabita
    Patra, N.
    Mohanty, Susil Kumar
    2015 14TH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY (ICIT 2015), 2015, : 7 - 12
  • [30] A new timing-driven standard cell placement algorithm
    Chi, JC
    Feng, JM
    Chi, MC
    2003 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2003, : 184 - 187
12345