Ultra high I/O density package:: Sea of Leads (SoL)

被引:0
|
作者
Bakir, MS [1 ]
Patel, CS [1 ]
Kohl, PA [1 ]
Martin, KP [1 ]
Meindl, JD [1 ]
机构
[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
关键词
sea of leads (SoL); complaint wafer level package (CWLP); system-on-a-chip (SoC);
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Sea of Leads (SoL) is a novel ultra high input/output (I/O) density package (> 10(4) x-y-z compliant leads per cm(2)) that provides high bandwidth and high current distribution capacity for a system-on-a-chip (SoC). A prototype SoL with 12,000 leads per cm(2) has been designed and fabricated using our compliant wafer level packaging (CWLP) processing approach. The I/O density of the package is maximized by designing various lead lengths as a function of the necessary in-plane mechanical compliance, which increases linearly from the center. In addition, the leads are oriented along the die's local directions of expansion providing a higher degree of compliance. Two different lead lengths (53 mum leads on a 80 x 80 mum square lattice and 106 mum leads on a 80 x 160 mum rectangular lattice) totaling 12,000 leads per cm(2) are distributed across a 1 cm(2) die. SoL promises the capability of meeting high current (> 350 A) and high I/O bandwidth requirements as far ahead as the 35 nm generation node (year 2014) SoC. In essence, SoL extends wafer level batch processing of multilevel interconnects networks to include chip I/O leads.
引用
收藏
页码:335 / 339
页数:5
相关论文
共 50 条
  • [1] Ultra-Thin and Ultra-high I/O Density Package-on-Package (3D Thin PoP) for High Bandwidth of Smart Systems
    Kim, Sung Jin
    Honrao, Chinmay
    Raj, P. Markondeya
    Sundaram, Venky
    Tummala, Rao
    2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 406 - 411
  • [2] Sea of Leads ultra high-density compliant wafer-level packaging technology
    Bakir, MS
    Reed, HA
    Kohl, PA
    Martin, KP
    Meindl, JD
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 1087 - 1094
  • [3] Low cost flip chip package design concepts for high density I/O
    Chong, TO
    Ong, SH
    Yew, TG
    Chung, CY
    Sankman, R
    51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 1140 - 1143
  • [4] A ceramic pin grid array package with 370 I/O leads
    Ji, CF
    Fu, HL
    Zheng, HY
    Liu, QM
    FIFTH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, PROCEEDINGS, 2003, : 115 - 116
  • [5] Development on Ultra High Density Memory Package with PoP Structure
    Lin, Ji Cheng
    Yu, Jeter
    Chung, Brian
    Chang, Ken
    Fang, David
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1136 - 1140
  • [6] HIGH-DENSITY PACKAGING TECHNOLOGY ULTRA THIN PACKAGE + NEW TAB PACKAGE
    NAKAGAWA, O
    SHIMAMOTO, H
    UEDA, T
    SHIMOMURA, K
    HATA, T
    TACHIKAWA, T
    FUKUSHIMA, J
    BANJO, T
    YAMAMOTO, I
    JOURNAL OF ELECTRONIC MATERIALS, 1989, 18 (05) : 633 - 643
  • [7] Compliant wafer level package (CWLP) with embedded air-gaps for Sea of Leads (SoL) interconnections
    Reed, HA
    Bakir, MS
    Patel, CS
    Martin, KP
    Meindl, JD
    Kohl, PA
    PROCEEDINGS OF THE IEEE 2001 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2001, : 151 - 153
  • [8] Ultra High Density Package Design and Electrical Analysis in High Performance Computing Application
    Hsieh, Tsun-Lung
    Kuo, Hung-Chun
    Jhong, Ming-Fong
    Huang, Chih-Yi
    Wang, Chen-Chao
    2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2019, : 457 - 460
  • [9] Ultra-high I/O Density Glass/Silicon Interposers for High Bandwidth Smart Mobile Applications
    Kumar, Gokul
    Bandyopadhyay, Tapobrata
    Sukumaran, Vijay
    Sundaram, Venky
    Lim, Sung Kyu
    Tummala, Rao
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 217 - 223
  • [10] Fine line photolithography and ultra high density package substrate for next generation system-on-package (SOP)
    Liu, Fuhan
    Sundaram, Venky
    Wiedenman, Boyd
    Tummala, Rao
    ICEPT: 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2007, : 109 - 113