Implementation of a low-power accumulator for filter applications

被引：0
|
作者：
Balaram, A [1 ]
Jell, F [1 ]
机构：
[1] SIEMENS Microelect Asia Pacific Pte Ltd, Microelect Design Ctr, Signal Proc Div, Singapore 349253, Singapore
来源：
CONFERENCE RECORD OF THE THIRTY-SECOND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2 | 1998年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper a highly power-optimised accumulator is developed which can be used for integration circuits in comb filters. Comb filters have operands of high bitwidth and the accumulators used need huge sign extension at the input. The power consumed by the integration circuits is mainly due to the switching of the input data. By designing the accumulator without sign extension at the input, power reduction of up to 60% is obtained (depending on the input data pattern). Implementations of this optimised accumulator in a 1-channel, 2- and 12-bit input, 25-bit output, 10 MHz comb filter is illustrated in this paper.
引用
收藏
页码：223 / 226
页数：4
相关论文
共 50 条
  • [21] A low-power BICMOS switched-capacitor filter for audio codec applications
    Baschirotto, A
    Brasca, G
    Montecchi, F
    Stefani, F
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (07) : 1127 - 1131
  • [22] A low power high speed accumulator for DDFS applications
    Chappell, M
    McEwan, A
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 797 - 800
  • [23] Low-power pipelined phase accumulator with sequential clock gating for DDFSs
    Kim, Y. S.
    Lee, J.
    Hong, Y.
    Kim, J. E.
    Baek, K. -H.
    ELECTRONICS LETTERS, 2013, 49 (23) : 1445 - 1446
  • [24] Dynamic operand transformation for low-power multiplier-accumulator design
    Fujino, M
    Moshnyaga, VG
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 345 - 348
  • [25] A High Speed Low-Power Accumulator for Direct Digital Frequency Synthesizer
    Kim, Yong Sin
    Kang, Sung-Mo
    2006 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-5, 2006, : 502 - 505
  • [26] Design and implementation of low-power asynchronous
    Ma, Yi-Di
    Hou, Jian-Jun
    Ma, Yuan-Yuan
    Beijing Jiaotong Daxue Xuebao/Journal of Beijing Jiaotong University, 2006, 30 (02): : 61 - 64
  • [27] DESIGN AND IMPLEMENTATION OF A LOW-POWER WORKSTATION
    Bai, Ying-Wen
    Tsai, Chun-Yang
    2009 IEEE 22ND CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1 AND 2, 2009, : 534 - 539
  • [28] Low-power H.264 deblocking filter algorithm and its SoC implementation
    Kim, Byung-Joo
    Koo, Jae-Il
    Hong, Min-Cheol
    Lee, Seongsoo
    ADVANCES IN IMAGE AND VIDEO TECHNOLOGY, PROCEEDINGS, 2006, 4319 : 771 - +
  • [29] A New Low-Power Architecture Design for Distributed Arithmetic Unit in FIR Filter Implementation
    Seyedeh Fatemeh Ghamkhari
    Mohammad Bagher Ghaznavi-Ghoushchi
    Circuits, Systems, and Signal Processing, 2014, 33 : 1245 - 1259
  • [30] Low power implementation of a Sigma Delta decimation filter for cardiac applications
    Ascari, L
    Pierazzi, A
    Morandi, C
    IMTC/2001: PROCEEDINGS OF THE 18TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-3: REDISCOVERING MEASUREMENT IN THE AGE OF INFORMATICS, 2001, : 750 - 755
12345