Implementation of a low-power accumulator for filter applications

被引：0

作者：

Balaram, A ^{[1
]}

Jell, F ^{[1
]}

机构：

[1] SIEMENS Microelect Asia Pacific Pte Ltd, Microelect Design Ctr, Signal Proc Div, Singapore 349253, Singapore

来源：

CONFERENCE RECORD OF THE THIRTY-SECOND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2 | 1998年

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper a highly power-optimised accumulator is developed which can be used for integration circuits in comb filters. Comb filters have operands of high bitwidth and the accumulators used need huge sign extension at the input. The power consumed by the integration circuits is mainly due to the switching of the input data. By designing the accumulator without sign extension at the input, power reduction of up to 60% is obtained (depending on the input data pattern). Implementations of this optimised accumulator in a 1-channel, 2- and 12-bit input, 25-bit output, 10 MHz comb filter is illustrated in this paper.

引用

页码：223 / 226

页数：4

共 50 条

[41] Computation sharing programmable FIR filter for low-power and high-performance applications
Park, J
Jeong, W
Mahmoodi-Meimand, H
Wang, YT
Choo, H
Roy, K
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (02) : 348 - 357
[42] Video drivers in low-power applications
Ardizzoni, John
ECN Electronic Component News, 2008, 52 (03):
[43] High-Speed and Low-Power Serial Accumulator for Serial/Parallel Multiplier
Meher, Manas Ranjan
Jong, Ching-Chuen
Chang, Chip-Hong
2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 176 - 179
[44] A Survey of Low-Power Transceivers and Their Applications
Blanckenstein, Johannes
Klaue, Jirka
Karl, Holger
IEEE CIRCUITS AND SYSTEMS MAGAZINE, 2015, 15 (03) : 6 - 17
[45] Design, simulation and implementation of a low-power digital decimation filter for G.232 standard
Babaii, N
Nabavi, A
3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 390 - 393
[46] The design of a new wideband and low-power CMOS active polyphase filter for low-IF receiver applications
Chou, CY
Wu, CY
APCCAS 2002: ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2002, : 241 - 244
[47] Low Power and Area Efficient Phase Accumulator for DDFS Applications
Parameshwara, M. C.
IEEE INDICON: 15TH IEEE INDIA COUNCIL INTERNATIONAL CONFERENCE, 2018,
[48] Design and Implementation of a Low-power Cryptosystem SoC
Hong, Jin-Hua
Yao, Tun-Kai
Lue, Liang-Jia
2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 1179 - 1182
[49] VHDL Implementation of Low-Power Turbo Decoder
Vijyata
Meena, R. S.
Sharma, J. B.
2016 IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND ELECTRONICS ENGINEERING (UPCON), 2016, : 602 - 607
[50] A LOW-POWER FPGA IMPLEMENTATION OF EYE TRACKING
Ando, Tomoaki
Moshnyaga, Vasily G.
Hashimoto, Koji
2012 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2012, : 1573 - 1576

← 1 2 3 4 5 →