共 50 条
- [42] A Study of Stored Charge Interference and Fringing Field Effects in Sub-30nm Charge-Trapping NAND Flash 2009 IEEE INTERNATIONAL MEMORY WORKSHOP, 2009, : 34 - 35
- [43] 65nm full-chip implementation using double dipole lithography OPTICAL MICROLITHOGRAPHY XVI, PTS 1-3, 2003, 5040 : 215 - 231
- [44] Sub k1=0.25 lithography with double patterning technique for 45nm technology node flash memory devices at λ=193nm OPTICAL MICROLITHOGRAPHY XX, PTS 1-3, 2007, 6520
- [45] Optimization of dipole off-axis illumination by 1st-order efficiency method for sub-120 nm node with KrF lithography Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes & Review Papers, 2000, 39 (12): : 6777 - 6780
- [46] Optimization of dipole off-axis illumination by 1st-order efficiency method for sub-120 nm node with KrF lithography JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2000, 39 (12B): : 6777 - 6780
- [47] New filter rating method in practice for sub 30 nm lithography process filter ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXVII, PTS 1 AND 2, 2010, 7639
- [49] Optimization of Spin-on Metal Oxide Resist Performance via New Development Techniques on Sub-30nm Pitch Patterning ADVANCES IN PATTERNING MATERIALS AND PROCESSES XL, 2023, 12498
- [50] Fulfillment of model-based OPC for contact patterns in 60 nm level logic device OPTICAL MICROLITHOGRAPHY XVII, PTS 1-3, 2004, 5377 : 1157 - 1164