Model-based Double Dipole Lithography for Sub-30nm node Device

被引:1
|
作者
Je, A-Young [1 ]
Choi, Soo-Han [1 ,4 ]
Lee, Jeong-Hoon [2 ]
Lee, Ji-Young
Word, James
Park, Chul-Hong [1 ]
Lee, Sang-Hoon [1 ,3 ]
Yoo, Moon-Hyun [1 ,3 ]
Kim, Gyu-Tae [4 ]
机构
[1] Samsung Elect Co Ltd, Semicond R&D Ctr, CAE Team, Hwasung City, South Korea
[2] Samsung Electronics Co., Ltd,, Semicond R&D Ctr, Proc Dev Team, Hwasung City, Turkey
[3] Mentor Graph Corp, Wilsonville, OR 97070 USA
[4] Korea Univ, Sch Elect Engn, Seoul, South Korea
来源
PHOTOMASK TECHNOLOGY 2010 | 2010年 / 7823卷
关键词
model-based double dipole lithography; bi-direction metal; process margin; process window;
D O I
10.1117/12.864081
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
As the optical lithography advances into the sub-30nm technology node, the various candidates of lithography have been discussed. Double dipole lithography (DDL) has been a primary lithography candidate due to the advantages of a simpler process and a lower mask cost compared to the double patterning lithography (DPL). However, new DDL requirements have been also emerged to improve the process margin and to reduce the mask-enhanced error factor (MEEF), which is to maximize the resolution and image contrast. There are two approaches in DDL i.e. model based- and rule based-DDLs. Rule-based DDL, in which the patterns are decomposed by the simple rules such as x-and y-directional rules, shows the low process margin in the 2-dimension (2D) patterns, i.e., line-end to line-end, line-end to bar and semi-isolated bars. In this paper, we first present various analyses of our new model-based DDL (MBDDL) method. Our goal is to maximize the process margin of the 2D patterns. Our main contributions are as follows. (1) We generate new 2D test patterns including various configurations of the metal layer. The new 2D patterns can be used to optimize the parameters of the MBDDL and to build the good design rules. The purpose of building the good design rules is improving the process margin of the certain 2D patterns with the low process margin in spite of optimizing the parameters of MBDDL. (2) We optimize the initial layout decomposition, which is the first step of MBDDL and affects the whole of MBDDL quality. In addition, the model-based decomposition is applied with the process-window OPC (PWOPC) in terms of the criteria of edge placement error (EPE) and mask rule checking (MRC) violation. Our new model-based approach including the newly designed test patterns and optimized decomposition parameters leads to the improved depth of focus (DOF) and enhanced the exposure latitude (EL). We achieve the 80nm DOF, which is the manufacturable margin for the metal 1 layer at the sub-30nm node.
引用
收藏
页数:10
相关论文
共 50 条
  • [41] A Compact Model for Channel Coupling in Sub-30 nm NAND Flash Memory Device
    Kang, Myounggon
    Hahn, Wookghee
    Park, Il Han
    Song, Youngsun
    Lee, Hocheol
    Choi, Kihwan
    Lim, Youngho
    Joe, Sung-Min
    Chae, Dong Hyuk
    Shin, Hyungcheol
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2011, 50 (10)
  • [42] A Study of Stored Charge Interference and Fringing Field Effects in Sub-30nm Charge-Trapping NAND Flash
    Hsiao, Yi-Hsuan
    Lue, Hang-Ting
    Hsieh, Kuang-Yeu
    Liu, Rich
    Lu, Chih-Yuan
    2009 IEEE INTERNATIONAL MEMORY WORKSHOP, 2009, : 34 - 35
  • [43] 65nm full-chip implementation using double dipole lithography
    Hsu, S
    Chen, JF
    Cororan, N
    Knose, W
    Van Den Broeke, DJ
    Laidig, T
    Wampler, KE
    Shi, XL
    Hsu, M
    Eurlings, M
    Finders, J
    Chiou, TB
    Socha, R
    Conley, W
    Hsieh, YW
    Tuan, S
    Hsieh, F
    OPTICAL MICROLITHOGRAPHY XVI, PTS 1-3, 2003, 5040 : 215 - 231
  • [44] Sub k1=0.25 lithography with double patterning technique for 45nm technology node flash memory devices at λ=193nm
    Capetti, Gianfranco
    Cantu, Pietro
    Galassini, Elisa
    Pret, Alessandro Vaglio
    Turco, Catia
    Vaccaro, Alessandro
    Rigolli, Pierluigi
    D'Angelo, Fabrizio
    Cotti, Gina
    OPTICAL MICROLITHOGRAPHY XX, PTS 1-3, 2007, 6520
  • [45] Optimization of dipole off-axis illumination by 1st-order efficiency method for sub-120 nm node with KrF lithography
    Kim, Seo-Min
    Kim, Sang-Jin
    Bang, Chang-Jin
    Ham, Young-Mog
    Baik, Ki-Ho
    Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes & Review Papers, 2000, 39 (12): : 6777 - 6780
  • [46] Optimization of dipole off-axis illumination by 1st-order efficiency method for sub-120 nm node with KrF lithography
    Kim, SM
    Kim, SJ
    Bang, CJ
    Ham, YM
    Baik, KH
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2000, 39 (12B): : 6777 - 6780
  • [47] New filter rating method in practice for sub 30 nm lithography process filter
    Umeda, Toru
    Mizuno, Takehito
    Tsuzuki, Shuichi
    Numaguchi, Toru
    ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXVII, PTS 1 AND 2, 2010, 7639
  • [48] Patterning sub-30-nm MOSFET gate with i-line lithography
    Asano, K
    Choi, YK
    King, TJ
    Hu, CM
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (05) : 1004 - 1006
  • [49] Optimization of Spin-on Metal Oxide Resist Performance via New Development Techniques on Sub-30nm Pitch Patterning
    Huli, Lior
    Kato, Kanzo
    Gueci, Steven
    Antonovich, Nathan
    Grzeskowiak, Steven
    Hetzer, David
    Liu, Eric
    Krawicz, Alexandra
    Shimura, Satoru
    Kawakami, Shinichiro
    Okada, Soichiro
    Petrillo, Karen
    Meli, Luciana
    Latham, Nicholas
    Cabrera, Yasiel
    Antonovich, Belle
    ADVANCES IN PATTERNING MATERIALS AND PROCESSES XL, 2023, 12498
  • [50] Fulfillment of model-based OPC for contact patterns in 60 nm level logic device
    Kim, SW
    Lee, SW
    Park, CM
    Choi, SH
    Lee, YM
    Kang, Y
    Yeo, GS
    Lee, JH
    Cho, HK
    Han, WS
    OPTICAL MICROLITHOGRAPHY XVII, PTS 1-3, 2004, 5377 : 1157 - 1164