Model-based Double Dipole Lithography for Sub-30nm node Device

被引:1
|
作者
Je, A-Young [1 ]
Choi, Soo-Han [1 ,4 ]
Lee, Jeong-Hoon [2 ]
Lee, Ji-Young
Word, James
Park, Chul-Hong [1 ]
Lee, Sang-Hoon [1 ,3 ]
Yoo, Moon-Hyun [1 ,3 ]
Kim, Gyu-Tae [4 ]
机构
[1] Samsung Elect Co Ltd, Semicond R&D Ctr, CAE Team, Hwasung City, South Korea
[2] Samsung Electronics Co., Ltd,, Semicond R&D Ctr, Proc Dev Team, Hwasung City, Turkey
[3] Mentor Graph Corp, Wilsonville, OR 97070 USA
[4] Korea Univ, Sch Elect Engn, Seoul, South Korea
来源
PHOTOMASK TECHNOLOGY 2010 | 2010年 / 7823卷
关键词
model-based double dipole lithography; bi-direction metal; process margin; process window;
D O I
10.1117/12.864081
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
As the optical lithography advances into the sub-30nm technology node, the various candidates of lithography have been discussed. Double dipole lithography (DDL) has been a primary lithography candidate due to the advantages of a simpler process and a lower mask cost compared to the double patterning lithography (DPL). However, new DDL requirements have been also emerged to improve the process margin and to reduce the mask-enhanced error factor (MEEF), which is to maximize the resolution and image contrast. There are two approaches in DDL i.e. model based- and rule based-DDLs. Rule-based DDL, in which the patterns are decomposed by the simple rules such as x-and y-directional rules, shows the low process margin in the 2-dimension (2D) patterns, i.e., line-end to line-end, line-end to bar and semi-isolated bars. In this paper, we first present various analyses of our new model-based DDL (MBDDL) method. Our goal is to maximize the process margin of the 2D patterns. Our main contributions are as follows. (1) We generate new 2D test patterns including various configurations of the metal layer. The new 2D patterns can be used to optimize the parameters of the MBDDL and to build the good design rules. The purpose of building the good design rules is improving the process margin of the certain 2D patterns with the low process margin in spite of optimizing the parameters of MBDDL. (2) We optimize the initial layout decomposition, which is the first step of MBDDL and affects the whole of MBDDL quality. In addition, the model-based decomposition is applied with the process-window OPC (PWOPC) in terms of the criteria of edge placement error (EPE) and mask rule checking (MRC) violation. Our new model-based approach including the newly designed test patterns and optimized decomposition parameters leads to the improved depth of focus (DOF) and enhanced the exposure latitude (EL). We achieve the 80nm DOF, which is the manufacturable margin for the metal 1 layer at the sub-30nm node.
引用
收藏
页数:10
相关论文
共 50 条
  • [21] Sub-30nm alignment accuracy between layered photonic nanostructures using optimized nanomagnet arrays
    Nichol, Anthony J.
    Barbastathis, George
    2008 IEEE/LEOS INTERNATIONAL CONFERENCE ON OPTICAL MEMS AND NANOPHOTONICS, 2008, : 9 - 10
  • [22] Advanced metrology for the 14 nm node double patterning lithography
    Carau, D.
    Bouyssou, R.
    Dezauzier, C.
    Besacier, M.
    Gourgon, C.
    OPTICAL MICRO- AND NANOMETROLOGY V, 2014, 9132
  • [23] Implementation of double dipole lithography for 45nm node poly and diffusion layer manufacturing with 0.93NA
    Wu, Meng-Hsiu
    Hsu, Michael
    Hsu, Stephen
    Lu, Bo-Jou
    Cheng, Yung-Feng
    Chou, Yueh-Lin
    Yang, Chuen-Huei
    PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY XIV, PTS 1 AND 2, 2007, 6607
  • [24] Practical requirement for reflectivity control in sub 30nm device using high NA immersion lithography
    Jang, Yun-Kyeong
    Han, So-ra
    Kim, Hyoung-hee
    Yoon, Jin-Young
    Lee, Shi-yong
    Yoon, Kwang-sub
    Oh, Seok-hwan
    Choi, Seong-Woon
    Han, Woo-Sung
    LITHOGRAPHY ASIA 2008, 2008, 7140
  • [25] Sub-30-nm patterning on quartz for imprint lithography templates
    Srinivasan, Charan
    Hohman, J. Nathan
    Anderson, Mary E.
    Weiss, Paul S.
    Horn, Mark W.
    APPLIED PHYSICS LETTERS, 2008, 93 (08)
  • [26] Double patterning in lithography for 65nm node with oxidation process
    Jeong, Eunsoo
    Kim, Jeahee
    Choi, Kwangsun
    Lee, Minkon
    Lee, Doosung
    Kim, Myungsoo
    Park, Chansik
    OPTICAL MICROLITHOGRAPHY XXI, PTS 1-3, 2008, 6924
  • [27] Lithography options and challenges for sub-45nm node interconnect layers
    Maenhoudt, M.
    PROCEEDINGS OF THE IEEE 2008 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2008, : 70 - 72
  • [28] DTCO for DSA-MP Hybrid Lithography with Double-BCP Materials in Sub-7nm Node
    Ou, Jiaojiao
    Xu, Xiaoqing
    Cline, Brian
    Yeric, Greg
    Pan, David Z.
    2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, : 403 - 410
  • [29] Etch modeling for model-based optical proximity correction for 65 nm node
    Gardin, Christian
    Belledent, Jerome
    Trouiller, Yorick
    Borjon, Amandine
    Couderc, Christophe
    Foussadier, Franck
    Yesilada, Emek
    Urbani, Jean-Christophe
    Sundermann, Frank
    Rody, Yves
    Saied, Mazen
    Planchot, Jonathan
    Robert, Frederic
    MICROELECTRONIC ENGINEERING, 2007, 84 (5-8) : 770 - 773
  • [30] Evaluation of Inverse Lithography Technology for 55nm-node memory device
    Cho, Byung-ug
    Ko, Sung-woo
    Choi, Jae-seung
    Kim, Cheol-Kyun
    Yang, Hyun-jo
    Yim, DongGyu
    Kim, David
    Gleason, Bob
    Baik, Kiho
    Cui, Ying
    Dam, Thuc
    Pang, Linyong
    OPTICAL MICROLITHOGRAPHY XXI, PTS 1-3, 2008, 6924