Development of InGaAs-based multiple-junction surface tunnel transistors for multiple-valued logic circuits

被引：11
|
作者：
Baba, T [1 ]
Uemura, T [1 ]
机构：
[1] NEC Corp Ltd, Fundamental Res Labs, Tsukuba, Ibaraki 305, Japan
来源：
1998 28TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - PROCEEDINGS | 1998年
关键词：
D O I：
10.1109/ISMVL.1998.679267
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Multiple negative-differential-resistance (NDR) characteristics (up to six NDRs) are demonstrated by fabricating multiple-junction surface tunnel transistors (MJ-ST;rs) using an InGaAs material system. The tunneling current density is 500 times larger than that for a GaAs-based MJ-STT as well as higher peak-to-valley ratios (about 5). As an application of MJ-STTs for binary and multiple-valued logic, a programmable NAND/NOR logic circuit and a three-valued inverter circuit are implemented monolithically. Proper circuit operations of these circuits are confirmed using an oscillatory supply voltage.
引用
收藏
页码：7 / 12
页数：6
相关论文
共 50 条
  • [31] DESIGN FOR MULTIPLE-VALUED LOGIC GATES BASED ON MESFETS
    TRONT, JG
    GIVONE, DD
    IEEE TRANSACTIONS ON COMPUTERS, 1979, 28 (11) : 854 - 862
  • [32] Logic for static hazard detection of multiple-valued logic circuits with tsum, min, and literals
    Tkagi, N
    Nakashima, K
    ISMVL 2002: 32ND IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2002, : 46 - 51
  • [33] PODEM based on static testability measures and dynamic testability measures for multiple-valued logic circuits
    Kamiura, N
    Isokawa, T
    Matsui, N
    ISMVL 2002: 32ND IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2002, : 149 - 155
  • [34] Multiple-valued Logic Gates using Asymmetric Single-electron Transistors
    Zhang, Wan-cheng
    Wu, Nan-jian
    Hashizume, Tamotsu
    Kasai, Seiya
    ISMVL: 2009 39TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, 2009, : 337 - +
  • [35] A Semantics for Concurrent Logic Programming Languages Based on Multiple-Valued Logic
    Ben-Jacob, Marion Glazerman
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2012, 3 (10) : 11 - 16
  • [36] Polynomial-Time Formal Verification of Adder Circuits for Multiple-Valued Logic
    Niemann, Philipp
    Drechslee, Rolf
    2022 IEEE 52ND INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2022), 2022, : 9 - 14
  • [37] Design methodology of multiple-valued logic voltage-mode storage circuits
    Thoidis, I
    Soudris, D
    Karafyllidis, I
    Thanailakis, A
    Stouraitis, T
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A125 - A128
  • [38] Multiple-valued logic circuits design using negative differential resistance devices
    Berezowski, Krzysztof S.
    Vrudhula, Sarma B. K.
    JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2007, 13 (4-6) : 447 - 466
  • [39] Easily testable multiple-valued logic circuits derived from Reed-Muller circuits
    Dubrova, EV
    Muzio, JC
    IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (11) : 1285 - 1289
  • [40] OPTIMIZATION OF MULTIPLE-VALUED LOGIC FUNCTIONS BASED ON PETRI NETS
    HAIDAR, AM
    MORISUE, M
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1994, E77A (10) : 1607 - 1616
12345