40nm CMOS 0.35V-Optimized Standard Cell Libraries for Ultra-Low Power Applications

被引：3

作者：

Abouzeid, Fady ^{[1
]}

Clerc, Sylvain ^{[1
]}

Firmin, Fabian ^{[1
]}

Renaudin, Marc

Sas, Tiempo

Sicard, Gilles

机构：

[1] STMicroelectronics, F-38920 Crolles, France

来源：

ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS | 2011年 / 16卷 / 03期

关键词：

Design; Experimentation; Measurement; Performance; Reliability; Verification; Bose Choudhury Hocquenghem; CMOS; circuit; design; energy; library; logic; low power; methodology; subthreshold; ultra low voltage; SUBTHRESHOLD LOGIC; ENERGY;

D O I：

10.1145/1970353.1970369

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Ultra-low voltage is now a well-known solution for energy constrained applications designed using nanometric process technologies. This work is focused on setting up an automated methodology to enable the design of ultra-low voltage digital circuits exclusively using standard EDA tools. To achieve this goal, a 0.35V energy-delay optimized library was developed. This library, fully compliant with standard library design flow and characterization, was verified through the design and fabrication of a BCH decoder circuit, following a standard front-end to back-end flow. At 0.33V, it performs at 600 kHz with a dynamic energy consumption reduced by a factor 14x from nominal 1.1V. Based on this design, experiments, and preliminary silicon results, two additional libraries were developed in order to enhance future ultra-low voltage circuit performance.

引用

页数：17

共 50 条

[41] Low-Power High Time Resolution Charge Detection ROIC in 40nm CMOS Technology
Zaki, Alireza Mohammad
Du, Yutong
Nihtianov, Stoyan
2024 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, I2MTC 2024, 2024,
[42] Crosstalk analysis of CMOS buffer driven interconnects for ultra-low power applications
Dhiman, Rohit
Chandel, Rajeevan
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2014, 13 (02) : 360 - 369
[43] Crosstalk analysis of CMOS buffer driven interconnects for ultra-low power applications
Rohit Dhiman
Rajeevan Chandel
Journal of Computational Electronics, 2014, 13 : 360 - 369
[44] A 90-nm CMOS High Efficiency On Chip DC-DC Converter for Ultra-Low Power Low Cost Applications
Samir, A.
Kussener, E.
Rahajandraibe, W.
Barthelemy, H.
Girardeau, L.
2013 IEEE FAIBLE TENSION FAIBLE CONSOMMATION (FTFC), 2013,
[45] A 1V ultra-low power high precision CMOS voltage reference
Ma, Jirong
Li, Yongming
Zhang, Chun
Wang, Zhihua
EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 847 - 850
[46] An ultra-low power configurable IR-UWB transmitter in 130nm CMOS
Batur, Okan Zafer
Dundar, Gunhan
Koca, Mutlu
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 98 (03) : 555 - 563
[47] An Ultra-Low Power ANTS Encryption Core in 65nm SOTB CMOS Process
Van-Phuc Hoang
Van-Lan Dao
Pham, Cong-Kha
2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 89 - 90
[48] An Ultra-low Power Thermo-Electric Harvester in 45nm CMOS Process
Salvador, Anela L.
Sangalang, Ralph Gerard B.
2021 IEEE REGION 10 SYMPOSIUM (TENSYMP), 2021,
[49] A 0.000747 %/V, 64.59 dB PSRR CMOS-only voltage reference for ultra-low power WSN applications
Dong, Siwan
Li, Jiaqi
Bu, Sen
Liu, Changxiang
Tong, Xingyuan
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2022, 157
[50] Standard Cell-Based Ultra-Compact DACs in 40-nm CMOS
Aiello, Orazio
Crovetti, Paolo
Alioto, Massimo
IEEE ACCESS, 2019, 7 : 126479 - 126488

← 1 2 3 4 5 →