40nm CMOS 0.35V-Optimized Standard Cell Libraries for Ultra-Low Power Applications

被引：3

作者：

Abouzeid, Fady ^{[1
]}

Clerc, Sylvain ^{[1
]}

Firmin, Fabian ^{[1
]}

Renaudin, Marc

Sas, Tiempo

Sicard, Gilles

机构：

[1] STMicroelectronics, F-38920 Crolles, France

来源：

ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS | 2011年 / 16卷 / 03期

关键词：

Design; Experimentation; Measurement; Performance; Reliability; Verification; Bose Choudhury Hocquenghem; CMOS; circuit; design; energy; library; logic; low power; methodology; subthreshold; ultra low voltage; SUBTHRESHOLD LOGIC; ENERGY;

D O I：

10.1145/1970353.1970369

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Ultra-low voltage is now a well-known solution for energy constrained applications designed using nanometric process technologies. This work is focused on setting up an automated methodology to enable the design of ultra-low voltage digital circuits exclusively using standard EDA tools. To achieve this goal, a 0.35V energy-delay optimized library was developed. This library, fully compliant with standard library design flow and characterization, was verified through the design and fabrication of a BCH decoder circuit, following a standard front-end to back-end flow. At 0.33V, it performs at 600 kHz with a dynamic energy consumption reduced by a factor 14x from nominal 1.1V. Based on this design, experiments, and preliminary silicon results, two additional libraries were developed in order to enhance future ultra-low voltage circuit performance.

引用

页数：17

共 50 条

[31] A Low Power Analog Baseband for IoT Applications in 40 nm CMOS
Tan, Yi
Liu, Zexue
Liu, Junhua
Liao, Huailin
2019 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2019,
[32] 0.25V FDSOI CMOS technology for ultra-low voltage applications
Shang, HL
White, MH
Adams, DA
2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 37 - 38
[33] A 40 nW 32.7 kHz CMOS Relaxation Oscillator with Comparator Offset Cancellation for Ultra-Low Power applications
Medeiros, William Teles
Klimach, Hamilton
Bampi, Sergio
2020 IEEE 11TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2020,
[34] Sub-threshold Standard Cell Library Design for Ultra-Low Power Biomedical Applications
Li, Ming-Zhong
Ieong, Chio-In
Law, Man-Kay
Mak, Pui-In
Vai, Mang-, I
Martins, Rui P.
2013 35TH ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY (EMBC), 2013, : 1454 - 1457
[35] An ultra-low power configurable IR-UWB transmitter in 130 nm CMOS
Okan Zafer Batur
Günhan Dündar
Mutlu Koca
Analog Integrated Circuits and Signal Processing, 2019, 98 : 555 - 563
[36] 40nm Ultra-low Leakage SRAM at 170 deg.C Operation for Embedded Flash MCU
Yokoyama, Yoshisato
Ishii, Yuichiro
Kojima, Hidemitsu
Miyanishi, Atsushi
Tsujihashi, Yoshiki
Asayama, Shinobu
Shiba, Kazutoshi
Tanaka, Koji
Fukuda, Tatsuya
Nii, Koji
Yanagisawa, Kazumasa
PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 24 - 31
[37] Integration of complementary-EDMOS in a standard 0.35 μm CMOS technology for 40V applications
Ma, VWY
Xu, EHP
Ng, WT
Hara, Y
Furukawa, Y
Sakai, K
Imai, H
Naito, T
Nobuyuki, S
Tamura, S
Takasuka, K
Kohno, T
2003 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2003, : 301 - 304
[38] Low-Power RF Modeling of a 40nm CMOS Technology Using BSIM6
Chalkiadaki, Maria-Anna
Enz, Christian C.
MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, MIXDES 2013, 2013, : 57 - 62
[39] A 12.5Gbps Transmitter for Multi-Standard SERDES in 40nm Low Leakage CMOS Process
Chattopadhyay, Biman
Bhat, Sharath N.
Nayak, Gopalkrishna
Mehta, Ravi
2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, : 13 - 18
[40] A 0.45-0.7V Sub-Microwatt CMOS Image Sensor for Ultra-Low Power Applications
Hanson, Scott
Sylvester, Dennis
2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : 176 - 177

← 1 2 3 4 5 →