40nm CMOS 0.35V-Optimized Standard Cell Libraries for Ultra-Low Power Applications

被引：3

作者：

Abouzeid, Fady ^{[1
]}

Clerc, Sylvain ^{[1
]}

Firmin, Fabian ^{[1
]}

Renaudin, Marc

Sas, Tiempo

Sicard, Gilles

机构：

[1] STMicroelectronics, F-38920 Crolles, France

来源：

ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS | 2011年 / 16卷 / 03期

关键词：

Design; Experimentation; Measurement; Performance; Reliability; Verification; Bose Choudhury Hocquenghem; CMOS; circuit; design; energy; library; logic; low power; methodology; subthreshold; ultra low voltage; SUBTHRESHOLD LOGIC; ENERGY;

D O I：

10.1145/1970353.1970369

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Ultra-low voltage is now a well-known solution for energy constrained applications designed using nanometric process technologies. This work is focused on setting up an automated methodology to enable the design of ultra-low voltage digital circuits exclusively using standard EDA tools. To achieve this goal, a 0.35V energy-delay optimized library was developed. This library, fully compliant with standard library design flow and characterization, was verified through the design and fabrication of a BCH decoder circuit, following a standard front-end to back-end flow. At 0.33V, it performs at 600 kHz with a dynamic energy consumption reduced by a factor 14x from nominal 1.1V. Based on this design, experiments, and preliminary silicon results, two additional libraries were developed in order to enhance future ultra-low voltage circuit performance.

引用

页数：17

共 50 条

[1] A 45nm CMOS 0.35V-Optimized Standard Cell Library for Ultra-Low Power Applications
Abouzeid, Fady
Clerc, Sylvain
Firmin, Fabian
Renaudin, Marc
Sicard, Gilles
ISLPED 09, 2009, : 225 - 230
[2] A 0.3V-to-1.1V Standard Cell Library in 40nm CMOS
Li, Jintao
Liu, Ming
Chen, Hong
Wang, Zhihua
PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
[3] An 82% Energy-Saving Change-Sensing Flip-Flop in 40nm CMOS for Ultra-Low Power Applications
Le, Van Loi
Li, Juhui
Chang, Alan
Kim, Tony T.
2017 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2017, : 197 - 200
[4] 40 nm CMOS Ultra-Low Power Integrated Gas Gauge System for Mobile Phone Applications
Neri, Filippo
Cimaz, Lionel
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (04) : 836 - 845
[5] 40nm Ultra-Low Leakage (40ULL) SRAM - Challenges and Solutions
Liu, Beiping
Balasubramanian, Sriram
Balan, Hari
Luo, Zhihong
Neo, Wah Peng
Khua, Kevin
Chan, Tze Ho
2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 877 - 879
[6] A 0.6V Standard Cell Library in 40nm CMOS for Near-threshold Computing
Li, Jintao
Pang, Bo
Liu, Ming
Liu, Yuxuan
Chen, Hong
2016 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2016, : 279 - 282
[7] An Ultra-Low Power CMOS LNA for WPAN Applications
Liu, Hang-Ji
Zhang, Zhao-Feng
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2017, 27 (02) : 174 - 176
[8] CMOS technology for ultra-low power circuit applications
Salomonson, CD
Henley, WB
Whittaker, DR
Maimon, J
IEEE SOUTHEASTCON '97 - ENGINEERING THE NEW CENTURY, PROCEEDINGS, 1996, : 233 - 235
[9] A Low-Power, Regulated Cascode, Low Noise Amplifier in 40nm CMOS for Millimeter-Wave Applications
Lian, Xia-Meng
Hong, Peng-Li
Mo, Ting-Ting
2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 909 - 911
[10] A CMOS standard-cell based fully-synthesizable low-dropout regulator for ultra-low power applications
Sood, Lalit
Agarwal, Alpana
AEU - International Journal of Electronics and Communications, 2021, 141

← 1 2 3 4 5 →