BTI Reliability and Time-Dependent Variability of Stacked Gate-All-Around Si Nanowire Transistors

被引：0

作者：

Chasin, Adrian ^{[1
]}

Franco, Jacopo ^{[1
]}

Kaczer, Ben ^{[1
]}

Putcha, Vamsi ^{[1
,2
]}

Weckx, Pieter ^{[1
]}

Ritzenthaler, Romain ^{[1
]}

Mertens, Hans ^{[1
]}

Horiguchi, Naoto ^{[1
]}

Linten, Dimitri ^{[1
]}

Rzepa, Gerhard ^{[3
]}

机构：

[1] IMEC, Leuven, Belgium

[2] Katholieke Univ Leuven, ESAT, Leuven, Belgium

[3] TU Wien, Vienna, Austria

来源：

2017 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) | 2017年

关键词：

PBTI/NBTI; GAA; FinFETs; time-dependent variability; scaling;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report experimental results of the N/PBTI (Negative/Positive Bias Temperature Instability) reliability of vertically stacked Gate-All-Around (GAA) silicon nanowire (NW) MOSFETs. We benchmark the lifetime of these novel devices against FinFETs with different widths and similar gate-stack. We do not only compare the average degradation, but also the time-dependent variability. At last, we predict the impact of the nanowire diameter on the reliability using TCAD simulations. Both the experimental results and the simulations indicate that BTI reliability is not negatively impacted down to a nanowire diameter of 6nm.

引用

下载

页数：7

共 50 条

[41] Impact of Gate Edge Roughness Variability on FinFET and Gate-All-Around Nanowire FET
Espineira, G.
Nagy, D.
Indalecio, G.
Garcia-Loureiro, A. J.
Kalna, K.
Seoane, N.
IEEE ELECTRON DEVICE LETTERS, 2019, 40 (04) : 510 - 513
[42] Exploration of Negative Capacitance in Gate-All-Around Si Nanosheet Transistors
Sakib, Fahimul Islam
Hasan, Md. Azizul
Hossain, Mainul
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (11) : 5236 - 5242
[43] Investigation on Hot Carrier Reliability of Gate-All-Around Twin Si Nanowire Field Effect Transistor
Yeoh, Yun Young
Suk, Sung Dae
Li, Ming
Yeo, Kyoung Hwan
Kim, Dong-Won
Jin, Gyoyoung
Oh, Kyoungsuk
2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 400 - 404
[44] Characterization and Reliability of Gate-All-Around Poly-Si TFTs With Multi-Nanowire Channels
Liu, Han-Wen
Chiou, Si-Ming
Hung, Chung-En
Wang, Fang-Hsing
THIN FILM TRANSISTORS 10 (TFT 10), 2010, 33 (05): : 197 - 204
[45] Impact of Gate Electrodes on 1/f Noise of Gate-All-Around Silicon Nanowire Transistors
Wei, Chengqing
Jiang, Yu
Xiong, Yong-Zhong
Zhou, Xing
Singh, Navab
Rustagi, Subhash C.
Lo, Guo Qiang
Kwong, Dim-Lee
IEEE ELECTRON DEVICE LETTERS, 2009, 30 (10) : 1081 - 1083
[46] Characterictics Variability of Gate-All-Around Polycrystalline Silicon Nanowire Transistors with Width 10nm Scale
Jang, Ki-Hyun
Saraya, Takuya
Kobayashi, Masaharu
Sawamoto, Naomi
Gura, Atsushi
Hiramoto, Toshiro
2017 SILICON NANOELECTRONICS WORKSHOP (SNW), 2017, : 33 - 34
[47] From gate-all-around to nanowire MOSFETs
Colinge, Jean-Pierre
CAS 2007 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2007, : 11 - 17
[48] Bias Temperature Instability Reliability in Stacked Gate-All-Around Nanosheet Transistor
Wang, Miaomiao
Zhang, Jingyun
Zhou, Huimei
Southwick, Richard G.
Chao, Robin Hsin Kuo
Miao, Xin
Basker, Veeraraghavan S.
Yamashita, Tenko
Guo, Dechao
Karve, Gauri
Bu, Huiming
Stathis, James H.
2019 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2019,
[49] Total-Ionizing-Dose Response of Highly Scaled Gate-All-Around Si Nanowire CMOS Transistors
Gorchichko, Mariia
Zhang, En Xia
Wang, Pan
Bonaldo, Stefano
Schrimpf, Ronald D.
Reed, Robert A.
Linten, Dimitri
Mitard, Jerome
Fleetwood, Daniel M.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2021, 68 (05) : 687 - 696
[50] Gate-all-around poly-Si nanowire junctionless thin-film transistors with multiple channels
Tso, Chia-Tsung
Liu, Tung-Yu
Sheu, Jeng-Tzong
JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (06)

← 1 2 3 4 5 →