Investigation on Hot Carrier Reliability of Gate-All-Around Twin Si Nanowire Field Effect Transistor

被引:8
|
作者
Yeoh, Yun Young [1 ]
Suk, Sung Dae [1 ]
Li, Ming [1 ]
Yeo, Kyoung Hwan [1 ]
Kim, Dong-Won [1 ]
Jin, Gyoyoung [1 ]
Oh, Kyoungsuk [1 ]
机构
[1] Samsung Elect Co, Adv Technol Dev Team 1, R&D Ctr, Yongin 449711, Kyoungi Do, South Korea
关键词
GAA TSNWFET; hot carrier; nanowire channel size; oxide thickness; gate length; ISSG; RTO; GNOx;
D O I
10.1109/IRPS.2009.5173286
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Hot carrier (HC) reliability of Gate-All-Around Twin Si Nanowire Field Effect Transistor (GAA TSNWFET) is reported and discussed with respect to size and shape of nanowire channel, gate length, thickness and kind of gate dielectric in detail. Smaller nanowire channel size, shorter gate length and thinner gate oxide down to 2nm thickness show worse hot carrier reliability. The worst V-D for 10 years guaranty, 1.31V, satisfies requirement of ITRS roadmap.
引用
收藏
页码:400 / 404
页数:5
相关论文
共 50 条
  • [1] Design analysis of Gate-All-Around nanowire tunnel field effect transistor
    Sharma, Nitika
    Garg, Nidhi
    Kaur, Gurpreet
    [J]. MATERIALS TODAY-PROCEEDINGS, 2021, 45 : 5308 - 5314
  • [2] Investigation of a Gate Stack Gate-All-Around Junctionless Nanowire Field-Effect Transistor for Oxygen Gas Sensing
    Rishu Chaujar
    Mekonnen Getnet Yirak
    [J]. Journal of Electronic Materials, 2024, 53 : 2191 - 2201
  • [3] Investigation of a Gate Stack Gate-All-Around Junctionless Nanowire Field-Effect Transistor for Oxygen Gas Sensing
    Chaujar, Rishu
    Yirak, Mekonnen Getnet
    [J]. JOURNAL OF ELECTRONIC MATERIALS, 2024, 53 (04) : 2191 - 2201
  • [4] Vertical Field effect transistor with sub-15nm gate-all-around on Si nanowire array
    Larrieu, G.
    Guerfi, Y.
    Han, X. L.
    Clement, N.
    [J]. ESSDERC 2015 PROCEEDINGS OF THE 45TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2015, : 202 - 205
  • [5] YJunctionless Silicon-Nanowire Gate-All-Around Tunnel Field Effect Transistor
    Akram, M. W.
    Ghosh, Bahniman
    [J]. JOURNAL OF LOW POWER ELECTRONICS, 2014, 10 (02) : 286 - 292
  • [6] Tunable piezoresistance and noise in gate-all-around nanowire field-effect-transistor
    Singh, Pushpapraj
    Park, Woo-Tae
    Miao, Jianmin
    Shao, Lichun
    Kotlanka, Rama Krishna
    Kwong, Dim-Lee
    [J]. APPLIED PHYSICS LETTERS, 2012, 100 (06)
  • [7] Vacuum gate dielectric gate-all-around nanowire for hot carrier injection and bias temperature instability free transistor
    Han, Jin-Woo
    Moon, Dong-Il
    Oh, Jae Sub
    Choi, Yang-Kyu
    Meyyappan, M.
    [J]. APPLIED PHYSICS LETTERS, 2014, 104 (25)
  • [8] Investigation of Different Strain Configurations in Gate-All-Around Silicon Nanowire Transistor
    Yun, Quanxin
    Zhuge, Jing
    Huang, Ru
    Wang, Runsheng
    An, Xia
    Zhang, Liangliang
    Zhang, Xing
    Wang, Yangyuan
    [J]. CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2010 (CSTIC 2010), 2010, 27 (01): : 15 - 20
  • [9] Vertical Silicon Nanowire Gate-All-Around Field Effect Transistor Based Nanoscale CMOS
    Maheshwaram, Satish
    Manhas, S. K.
    Kaushal, Gaurav
    Anand, Bulusu
    Singh, Navab
    [J]. IEEE ELECTRON DEVICE LETTERS, 2011, 32 (08) : 1011 - 1013
  • [10] Failure Analysis of Gate-all-around Nanowire Field Effect Transistor Under TLP Test
    Zhang, Guoyan
    Dong, Aihua
    Liu, Nie
    Tian, Rui
    Yang, Xuejiao
    Liu, Zhiwei
    Lee, Kohui
    Lin, Horng-Chih
    Liou, Juin J.
    Wang Yuxin
    [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,