BTI Reliability and Time-Dependent Variability of Stacked Gate-All-Around Si Nanowire Transistors

被引：0

作者：

Chasin, Adrian ^{[1
]}

Franco, Jacopo ^{[1
]}

Kaczer, Ben ^{[1
]}

Putcha, Vamsi ^{[1
,2
]}

Weckx, Pieter ^{[1
]}

Ritzenthaler, Romain ^{[1
]}

Mertens, Hans ^{[1
]}

Horiguchi, Naoto ^{[1
]}

Linten, Dimitri ^{[1
]}

Rzepa, Gerhard ^{[3
]}

机构：

[1] IMEC, Leuven, Belgium

[2] Katholieke Univ Leuven, ESAT, Leuven, Belgium

[3] TU Wien, Vienna, Austria

来源：

2017 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) | 2017年

关键词：

PBTI/NBTI; GAA; FinFETs; time-dependent variability; scaling;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report experimental results of the N/PBTI (Negative/Positive Bias Temperature Instability) reliability of vertically stacked Gate-All-Around (GAA) silicon nanowire (NW) MOSFETs. We benchmark the lifetime of these novel devices against FinFETs with different widths and similar gate-stack. We do not only compare the average degradation, but also the time-dependent variability. At last, we predict the impact of the nanowire diameter on the reliability using TCAD simulations. Both the experimental results and the simulations indicate that BTI reliability is not negatively impacted down to a nanowire diameter of 6nm.

引用

下载

页数：7

共 50 条

[1] Reliability in stacked Gate-All-Around Si nanowire devices: time-dependent variability and full degradation mapping
Chasin, Adrian
Bury, Erik
Franco, Jacopo
Kaczer, Ben
Rzepa, Gerhard
Putcha, Vamsi
Weckx, Pieter
Ritzenthaler, Romain
Mertens, Hans
Horiguchi, Naoto
Linten, Dimitri
2019 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP (IIRW), 2019, : 39 - 46
[2] Gate-All-Around Transistors Based on Vertically Stacked Si Nanowires
Mertens, H.
Ritzenthaler, R.
Hikavyy, A.
Kim, M. S.
Tao, Z.
Wostyn, K.
Schram, T.
Kunnen, E.
Ragnarsson, L. -A.
Dekkers, H.
Hopf, T.
Devriendt, K.
Tsvetanova, D.
Chew, S. A.
Kikuchi, Y.
Van Besien, E.
Rosseel, E.
Mannaert, G.
De Keersgieter, A.
Chasin, A.
Kubicek, S.
Dangol, A.
Demuynck, S.
Barla, K.
Mocuta, D.
Horiguchi, N.
SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 7, 2017, 77 (05): : 19 - 30
[3] Gate-All-Around Si-Nanowire Transistors: Simulation at Nanoscale
Dey, S.
Dash, T. P.
Das, S.
Mohapatra, E.
Jena, J.
Maiti, C. K.
PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON), 2018, : 137 - 141
[4] Vertically Stacked Gate-All-Around Si Nanowire Transistors: Key Process Optimizations and Ring Oscillator Demonstration
Mertens, H.
Ritzenthaler, R.
Pena, V.
Santoro, G.
Kenis, K.
Schulze, A.
Litta, E. D.
Chew, S. A.
Devriendt, K.
Chiarella, T.
Demuynck, S.
Yakimets, D.
Jang, D.
Spessot, A.
Eneman, G.
Dangol, A.
Lagrain, P.
Bender, H.
Sun, S.
Korolik, M.
Kioussis, D.
Kim, M.
Bu, K-H.
Chen, S. C.
Cogorno, M.
Devrajan, J.
Machillot, J.
Yoshida, N.
Kim, N.
Barla, K.
Mocuta, D.
Horiguchi, N.
2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
[5] Vertically Stacked Gate-All-Around Si Nanowire CMOS Transistors with Dual Work Function Metal Gates
Mertens, H.
Ritzenthaler, R.
Chasin, A.
Schram, T.
Kunnen, E.
Hikavyy, A.
Ragnarsson, L. -A.
Dekkers, H.
Hopf, T.
Wostyn, K.
Devriendt, K.
Chew, S. A.
Kim, M. S.
Kikuchi, Y.
Rosseel, E.
Mannaert, G.
Kubicek, S.
Demuynck, S.
Dangol, A.
Bosman, N.
Geypen, J.
Carotan, P.
Bender, H.
Barla, K.
Horiguchi, N.
Mocuta, D.
2016 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2016,
[6] Characterization and Analysis of Gate-All-Around Si Nanowire Transistors for Extreme Scaling
Huang, Ru
Wang, Runsheng
Zhuge, Jing
Liu, Changze
Yu, Tao
Zhang, Liangliang
Huang, Xin
Ai, Yujie
Zou, Jinbin
Liu, Yuchao
Fan, Jiewen
Liao, Huailin
Wang, Yangyuan
2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2011,
[7] Electron Tomography of Gate-All-Around Nanowire Transistors
Cherns, P. D.
Lorut, F.
Dupre, C.
Tachi, K.
Cooper, D.
Chabli, A.
Ernst, T.
16TH INTERNATIONAL CONFERENCE ON MICROSCOPY OF SEMICONDUCTING MATERIALS, 2010, 209
[8] Complete degradation mapping of stacked gate-all-around Si nanowire transistors considering both intrinsic and extrinsic effects
Chasin, Adrian
Bury, Erik
Kaczer, Ben
Franco, Jacopo
Roussel, Philippe
Ritzenthaler, Romain
Mertens, Hans
Horiguchi, Naoto
Linten, Dimitri
Mocuta, Anda
2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
[9] ESD Diodes in a Bulk Si Gate-All-Around Vertically Stacked Horizontal Nanowire Technology
Chen, S. -H.
Hellings, G.
Scholz, M.
Linten, D.
Mertens, H.
Ritzenthaler, R.
Boschke, R.
Groeseneken, G.
Horiguchi, N.
2016 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2016,
[10] Fabrication and RTN Characteristics of Gate-All-Around Poly-Si Junctionless Nanowire Transistors
Yang, Chen-Chen
Chen, Yung-Chen
Lin, Horng-Chih
Chang, Ruey-Dar
Li, Pei-Wen
Huang, Tiao-Yuan
2016 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2016, : 64 - 65

← 1 2 3 4 5 →