An overview of through-silicon-via technology and manufacturing challenges

被引：177
|
作者：
Gambino, Jeffrey P. [1 ]
Adderly, Shawn A. [1 ]
Knickerbocker, John U. [2 ]
机构：
[1] IBM Microelect, Essex Jct, VT 05452 USA
[2] IBM Res, Yorktown Hts, NY 10598 USA
来源：
MICROELECTRONIC ENGINEERING | 2015年 / 135卷
关键词：
TSV; TSV manufacturing; TSV backside grind process; TSV reliability; TSV testing; 3D integration; HIGH-ASPECT-RATIO; ELECTROSTATIC DISCHARGE ESD; INTERCONNECT TECHNOLOGY; ATMOSPHERIC-PRESSURE; CU CONTAMINATION; TSV; INTEGRATION; STRESS; LAYER; SCALE;
D O I：
10.1016/j.mee.2014.10.019
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The idea of using through-silicon-via (TSV) technology has been around for many years. However, this technology has only recently been introduced into high volume manufacturing. This paper gives a comprehensive summary of the TSV fabrication steps, including etch, insulation, and metallization. Along with the backside processing, assembly, metrology, design, packaging, reliability, testing and yield challenges that arise with the use of TSVs. Benefits and drawbacks for using each approach to manufacture TSVs are discussed including via-first, via-middle, and the via-last process. Several applications for TSVs are discussed including memory arrays and image sensors. (C) 2015 Elsevier B.V. All rights reserved.
引用
收藏
页码：73 / 106
页数：34
相关论文
共 50 条
  • [1] Through-silicon-via Process Control in Manufacturing for SiGe Power Amplifiers
    Gambino, J. P.
    Doan, T.
    Trapasso, J.
    Musante, C.
    Dang, D.
    Vanslette, D.
    Grant, D.
    Marx, D.
    Dudley, R.
    2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 221 - 226
  • [2] On the Efficacy of Through-Silicon-Via Inductors
    Tida, Umamaheswara Rao
    Yang, Rongbo
    Zhuo, Cheng
    Shi, Yiyu
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (07) : 1322 - 1334
  • [3] Through-Silicon-Via Pairs Modelling via Compressed Sensing
    Wang, Tao
    Fan, Jun
    Shi, Yiyu
    Wu, Boping
    PIERS 2014 GUANGZHOU: PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM, 2014, : 2496 - 2501
  • [4] A Through-Silicon-Via to Active Device Noise Coupling Study for CMOS SOI Technology
    Duan, Xiaomin
    Gu, Xiaoxiong
    Cho, Jonghyun
    Kim, Joungho
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1791 - 1795
  • [5] Through-Silicon-Via Inductor: Is it Real or Just A Fantasy?
    Tida, Umamaheswara Rao
    Zhuo, Cheng
    Shi, Yiyu
    2014 19TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2014, : 837 - 842
  • [6] Electromigration induced stress in Through-Silicon-Via (TSV)
    Su, Fei
    Lu, Zixing
    Liu, Ping
    Li, Weijia
    2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 896 - 902
  • [7] A novel guard method of through-silicon-via (TSV)
    Wang, Fengjuan
    Huang, Jia
    Yu, Ningmei
    IEICE ELECTRONICS EXPRESS, 2018, 15 (11):
  • [8] Mechanisms of copper protrusion in through-silicon-via structures at the nanoscale
    Liu, Jinxin
    Huang, Zhiheng
    Zhang, Yong
    Conway, Paul P.
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2019, 58 (01)
  • [9] Through-silicon-via copper deposition for vertical chip integration
    Kim, Bioh
    ENABLING TECHNOLOGIES FOR 3-D INTEGRATION, 2007, 970 : 253 - 260
  • [10] Integrated Passive Device for TSV(Through-Silicon-Via) Interposer
    Kim, Gu-Sung
    2017 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2017, : 506 - 507
12345