An overview of through-silicon-via technology and manufacturing challenges

被引：177
|
作者：
Gambino, Jeffrey P. [1 ]
Adderly, Shawn A. [1 ]
Knickerbocker, John U. [2 ]
机构：
[1] IBM Microelect, Essex Jct, VT 05452 USA
[2] IBM Res, Yorktown Hts, NY 10598 USA
来源：
MICROELECTRONIC ENGINEERING | 2015年 / 135卷
关键词：
TSV; TSV manufacturing; TSV backside grind process; TSV reliability; TSV testing; 3D integration; HIGH-ASPECT-RATIO; ELECTROSTATIC DISCHARGE ESD; INTERCONNECT TECHNOLOGY; ATMOSPHERIC-PRESSURE; CU CONTAMINATION; TSV; INTEGRATION; STRESS; LAYER; SCALE;
D O I：
10.1016/j.mee.2014.10.019
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The idea of using through-silicon-via (TSV) technology has been around for many years. However, this technology has only recently been introduced into high volume manufacturing. This paper gives a comprehensive summary of the TSV fabrication steps, including etch, insulation, and metallization. Along with the backside processing, assembly, metrology, design, packaging, reliability, testing and yield challenges that arise with the use of TSVs. Benefits and drawbacks for using each approach to manufacture TSVs are discussed including via-first, via-middle, and the via-last process. Several applications for TSVs are discussed including memory arrays and image sensors. (C) 2015 Elsevier B.V. All rights reserved.
引用
收藏
页码：73 / 106
页数：34
相关论文
共 50 条
  • [41] A Novel Methodology for Power Delivery Network Optimization in 3-D ICs Using Through-Silicon-Via Technology
    Lee, Bongki
    Ahn, Byunggyu
    Kim, Jaehwan
    Kim, Minbeom
    Chong, Jongwha
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012,
  • [42] Explicit model of thermal stress induced by annular through-silicon-via (TSV)
    Wang, Fengjuan
    Yu, Ningmei
    IEICE ELECTRONICS EXPRESS, 2016, 13 (21):
  • [43] Modeling of Electromigration in Through-Silicon-Via Based 3D IC
    Pak, Jiwoo
    Pathak, Mohit
    Lim, Sung Kyu
    Pan, David Z.
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1420 - 1427
  • [44] System-level design consideration and optimization of through-silicon-via inductor
    Zhuo, Cheng
    Chen, Baixin
    INTEGRATION-THE VLSI JOURNAL, 2019, 65 : 362 - 369
  • [45] A Rigorous Approach for the Modeling of Through-Silicon-Via Pairs Using Multipole Expansions
    Duan, Xiaomin
    Dahl, David
    Ndip, Ivan
    Lang, Klaus-Dieter
    Schuster, Christian
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (01): : 117 - 125
  • [46] Parametric Study, Modeling of Etching Process and Application for Tapered Through-Silicon-Via
    Ma, Shenglin
    Zhong, Xiao
    Bian, Yuan
    Sun, Xin
    Zhu, Yunhui
    Chen, Jing
    Miao, Min
    Jin, Yufeng
    2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 476 - 481
  • [47] A low-pass filter made up of the cylindrical through-silicon-via
    Wang, Fengjuan
    Huang, Jia
    Yu, Ningmei
    2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 257 - 259
  • [48] Through-silicon-via (TSV) filling by electrodeposition with pulse-reverse current
    Jin, Sanghyun
    Seo, Sungho
    Park, Sangwo
    Yoo, Bongyoung
    MICROELECTRONIC ENGINEERING, 2016, 156 : 15 - 18
  • [49] Reliability Challenges of Through-Silicon-Via (TSV) Stacked Memory Chips for 3-D Integration: from Transistors to Packages
    Son, Ho-Young
    Lee, Woong-Sun
    Noh, Seung-Kwon
    Suh, Min-Suk
    Oh, Jae-Sung
    Kim, Nam-Seog
    PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2013,
  • [50] Twice-Etched Silicon Approach for Via-Last Through-Silicon-Via with a Parylene-HT Liner
    Bui, Tung T.
    Watanabe, Naoya
    Aoyagi, Masahiro
    Kikuchi, Katsuya
    2015 INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC 2015), 2015,
12345